

VISUALDSP++[®] 4.5

Loader and Utilities Manual

Revision 1.0, April 2006

Part Number
82-000450-01

Analog Devices, Inc.
One Technology Way
Norwood, Mass. 02062-9106



Copyright Information

©2006 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark Notice

The Analog Devices logo, VisualDSP++, the VisualDSP++ logo, Blackfin, the Blackfin logo, SHARC, the SHARC logo, TigerSHARC, the TigerSHARC logo, CROSSCORE, and the CROSSCORE logo are registered trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

CONTENTS

PREFACE

Purpose of This Manual	xiii
Intended Audience	xiii
Manual Contents	xiv
What's New in This Manual	xiv
Technical or Customer Support	xv
Supported Processors	xvi
Product Information	xvii
MyAnalog.com	xvii
Processor Product Information	xviii
Related Documents	xviii
Online Technical Documentation	xix
Accessing Documentation From VisualDSP++	xx
Accessing Documentation From the Web	xx
Printed Manuals	xx
VisualDSP++ Documentation Set	xxi
Hardware Tools Manuals	xxi
Processor Manuals	xxi
Data Sheets	xxi

CONTENTS

Notation Conventions	xxii
----------------------------	------

INTRODUCTION

Definition of Terms	1-2
Program Development Flow	1-6
Compiling and Assembling	1-7
Linking	1-7
Loading, Splitting, or Both	1-8
Non-bootable Files Versus Boot-loadable Files	1-9
Loader Utility Operations	1-10
Splitter Utility Operations	1-11
Boot Modes	1-12
No-Boot Mode	1-12
PROM Boot Mode	1-13
Host Boot Mode	1-13
Boot Kernels	1-14
Boot Streams	1-15
File Searches	1-16

LOADER/SPLITTER FOR BLACKFIN PROCESSORS

Blackfin Processor Booting	2-2
ADSP-BF535 Processor Booting	2-2
ADSP-BF535 Processor On-Chip Boot ROM	2-4
ADSP-BF535 Processor Second-Stage Loader	2-6
ADSP-BF535 Processor Boot Streams	2-8

Loader Files Without a Second-Stage Loader	2-9
Loader Files With a Second-Stage Loader	2-10
Global Headers	2-12
Blocks, Block Headers, and Flags	2-13
ADSP-BF535 Processor Memory Ranges	2-14
Second-Stage Loader Restrictions	2-15
ADSP-BF531/BF532/BF533/BF534/BF536/BF537/ BF538/BF539 Processor Booting	2-16
ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor On-Chip Boot ROM	2-19
ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor in SPI Slave Boot Mode	2-21
ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor in SPI Master Boot Mode	2-23
SPI Memory Detection Routine	2-25
ADSP-BF534/BF536/BF537 TWI Master Boot Mode (BMODE = 101)	2-27
ADSP-BF534/BF536/BF537 TWI Slave Boot Mode (BMODE = 110)	2-29
ADSP-BF534/BF536/BF537 UART Slave Mode Boot via Master Host (BMODE = 111)	2-30
ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor Boot Streams	2-33
ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Blocks, Block Headers, and Flags	2-33
Initialization Blocks	2-36

CONTENTS

ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor Memory Ranges	2-40
ADSP-BF561 and ADSP-BF566 Processor Booting	2-42
ADSP-BF561/BF566 Processor Boot Streams	2-44
ADSP-BF561/BF566 Processor Initialization Blocks	2-49
ADSP-BF561/BF566 Dual-Core Application Management	2-50
ADSP-BF53x and ADSP-BF561/BF566 Multi-Application (Multi-DXE) Management	2-51
ADSP-BF561/BF566 Processor Memory Ranges	2-54
ADSP-BF531/BF532/BF533/BF534/BF536/BF537 Processor Compression Support	2-55
Compressed Streams	2-56
Compressed Block Headers	2-57
Uncompressed Streams	2-59
Booting Compressed Streams	2-60
Decompression Initialization Files	2-60
Blackfin Processor Loader Guide	2-62
Using Blackfin Loader Command Line	2-62
File Searches	2-63
File Extensions	2-64
Blackfin Loader Command-Line Switches	2-65
Using Base Loader	2-73
Using Compression	2-76
Using Second-Stage Loader	2-77
Using ROM Splitter	2-79

ADSP-BF535 and ADSP-BF531/BF532/BF533/BF534/
BF536/BF537/BF538/BF539 Processor No-Boot Mode .. 2-79

LOADER FOR ADSP-2106X/21160 SHARC PROCESSORS

ADSP-2106x/21160 Processor Booting	3-2
Power-Up Booting Process	3-3
Boot Mode Selection	3-5
ADSP-2106x/21160 Boot Modes	3-7
EPROM Boot Mode	3-7
Host Boot Mode	3-11
Link Port Boot Mode	3-15
No-Boot Mode	3-16
ADSP-2106x/21160 Boot Kernels	3-16
ADSP-2106x/21160 Processor Boot Steams	3-17
Boot Kernel Modification and Loader Issues	3-19
ADSP-2106x/21160 Interrupt Vector Table	3-22
ADSP-2106x/21160 Multi-Application (Multi-DXE) Management 3-23	
ADSP-2106x/21160 Processor ID Numbers	3-24
ADSP-2106x/21160 Processor Loader Guide	3-25
Using ADSP-2106x/21160 Loader Command Line	3-26
File Searches	3-27
File Extensions	3-27
ADSP-2106x/21160 Loader Command-Line Switches	3-28
Using VisualDSP++ Interface (Load Page)	3-32

CONTENTS

LOADER FOR ADSP-21161 SHARC PROCESSORS

ADSP-21161 Processor Booting	4-2
Power-Up Booting Process	4-3
Boot Mode Selection	4-4
ADSP-21161 Processor Boot Modes	4-5
EPROM Boot Mode	4-5
Host Boot Mode	4-9
Link Port Boot Mode	4-12
SPI Port Boot Mode	4-14
No-Boot Mode	4-16
ADSP-21161 Processor Boot Kernels	4-16
ADSP-21161 Processor Boot Streams	4-17
Boot Kernel Modification and Loader Issues	4-18
Rebuilding a Boot Kernel File	4-18
Rebuilding a Boot Kernel Using Command Lines	4-19
Loader File Issues	4-20
ADSP-21161 Processor Interrupt Vector Table	4-21
ADSP-21161 Multi-Application (Multi-DXE) Management ..	4-21
Boot From a Single EPROM	4-22
Sequential EPROM Boot	4-22
Processor ID Numbers	4-23
ADSP-21161 Processor Loader Guide	4-24
Using ADSP-21161 Loader Command Line	4-25
File Searches	4-27

File Extensions	4-27
Loader Command-Line Switches	4-28
Using VisualDSP++ Interface (Load Page)	4-32
LOADER FOR ADSP-2126X/2136X/2137X SHARC PROCESSORS	
ADSP-2126x/2136x/2137x Processor Booting	5-2
Power-Up Booting Process	5-3
Boot Mode Selection	5-4
ADSP-2126x/2136x/2137x Processors Boot Modes	5-5
PROM Boot Mode	5-5
Packing Options for External Memory	5-6
Packing and Padding Details	5-8
SPI Port Boot Modes	5-8
SPI Slave Boot Mode	5-9
SPI Master Boot Modes	5-10
Bootting From an SPI Flash	5-16
Bootting From an SPI PROM (16-bit address)	5-16
Bootting From an SPI Host Processor	5-17
Internal Boot Mode	5-17
ADSP-2126x/2136x/2137x Processors Boot Kernels	5-19
Boot Kernel Modification and Loader Issues	5-20
Rebuilding a Boot Kernel File	5-20
Rebuilding a Boot Kernel Using Command Lines	5-21
Loader File Issues	5-21

ADSP-2126x/2136x/2137x Processors Interrupt Vector Table	5-22
ADSP-2126x/2136x/2137x Processor Boot Streams	5-23
ADSP-2126x/2136x/2137x Processor Block Tags	5-23
INIT_L48 Blocks	5-26
INIT_L16 Blocks	5-27
INIT_L64 Blocks	5-28
FINAL_INIT Blocks	5-29
ADSP-2136x/2137x Multi-Application (Multi-DXE) Management	5-33
ADSP-2126x/2136x/2137x Processors Compression Support .	5-35
Compressed Streams	5-36
Compressed Block Headers	5-37
Uncompressed Streams	5-39
Overlay Compression	5-39
Bootting Compressed Streams	5-39
Decompression Kernel File	5-40
ADSP-2126x/2136x/2137x Processor Loader Guide	5-41
Using ADSP-2126x/2136x/2137x Loader Command Line	5-42
File Searches	5-43
File Extensions	5-43
Loader Command-Line Switches	5-44
Using VisualDSP++ Interface (Load Page)	5-49

LOADER FOR TIGERSHARC PROCESSORS

TigerSHARC Processor Booting	6-2
------------------------------------	-----

Boot Type Selection	6-3
TigerSHARC Processor Boot Kernels	6-4
Boot Kernel Modification	6-5
TigerSHARC Loader Guide	6-5
Using TigerSHARC Loader Command Line	6-6
File Searches	6-8
File Extensions	6-8
TigerSHARC Command-Line Switches	6-9
Using VisualDSP++ Interface (Load Page)	6-12

SPLITTER FOR SHARC AND TIGERSHARC PROCESSORS

Splitter Command Line	7-2
File Searches	7-4
Output File Extensions	7-4
Splitter Command-Line Switches	7-5
VisualDSP++ Interface (Split Page)	7-9

FILE FORMATS

Source Files	A-2
C/C++ Source Files	A-2
Assembly Source Files	A-3
Assembly Initialization Data Files	A-3
Header Files	A-4
Linker Description Files	A-4

Linker Command-Line Files	A-4
Build Files	A-5
Assembler Object Files	A-5
Library Files	A-6
Linker Output Files	A-6
Memory Map Files	A-7
Loader Output Files in Intel Hex-32 Format	A-7
Loader Output Files in Include Format	A-10
Loader Output Files in Binary Format	A-11
Output Files in Motorola S-Record Format	A-11
Splitter Output Files in Intel Hex-32 Format	A-13
Splitter Output Files in Byte-Stacked Format	A-14
Splitter Output Files in ASCII Format	A-15
Debugger Files	A-16
Format References	A-17

UTILITIES

hexutil – Hex-32 to S-Record File Converter	B-2
elf2flt – ELF to BFLT File Converter	B-3
ftdump – BFLT File Dumper	B-4

INDEX

PREFACE

Thank you for purchasing VisualDSP++[®] 4.5, Analog Devices, Inc. development software for digital processing (DSP) applications.

Purpose of This Manual

The *VisualDSP++ 4.5 Loader and Utilities Manual* contains information about the loader/splitter program for the following Analog Devices, Inc. processors: Blackfin[®] (ADSP-BF5xx), SHARC[®] (ADSP-21xxx), and TigerSHARC[®] (ADSP-TSxxx).

The manual describes the loader/splitter operations for these processors and references information about related development software. It also provides information about the loader and splitter command-line interfaces.

Intended Audience

The primary audience for this manual is a programmer who is familiar with Analog Devices processors. This manual assumes that the audience has a working knowledge of the appropriate processor architecture and instruction set. Programmers who are unfamiliar with Analog Devices processors can use this manual, but should supplement it with other texts (such as the appropriate hardware reference and programming reference manuals) that describe your target architecture.

Manual Contents

The manual contains:

- Chapter 1, “[Introduction](#)”
- Chapter 2, “[Loader/Splitter for Blackfin Processors](#)”
- Chapter 3, “[Loader for ADSP-2106x/21160 SHARC Processors](#)”
- Chapter 4, “[Loader for ADSP-21161 SHARC Processors](#)”
- Chapter 5, “[Loader for ADSP-2126x/2136x/2137x SHARC Processors](#)”
- Chapter 6, “[Loader for TigerSHARC Processors](#)”
- Chapter 7, “[Splitter for SHARC and TigerSHARC Processors](#)”
- Appendix A, “[File Formats](#)”
- Appendix B, “[Utilities](#)”

What’s New in This Manual

Information in this *VisualDSP++ 4.5 Loader and Utilities Manual* applies to all Analog Devices, Inc. processors listed in “[Supported Processors](#)”.

Refer to the product release notes for information on new and updated VisualDSP++ 4.5 features and other product related information.

Technical or Customer Support

You can reach Analog Devices, Inc. Customer Support in the following ways:

- Visit the Embedded Processing and DSP products Web site at <http://www.analog.com/processors/technicalSupport>
- E-mail tools questions to processor.tools.support@analog.com
- E-mail processor questions to processor.support@analog.com (World wide support)
processor.europe@analog.com (Europe support)
processor.china@analog.com (China support)
- Phone questions to **1-800-ANALOGD**
- Contact your Analog Devices, Inc. local sales office or authorized distributor
- Send questions by mail to:
Analog Devices, Inc.
One Technology Way
P.O. Box 9106
Norwood, MA 02062-9106
USA

Supported Processors

The following is the list of Analog Devices, Inc. processors supported in VisualDSP++ 4.5.

Blackfin (ADSP-BF_{xxxx}) Processors

The name “*Blackfin*” refers to a family of 16-bit, embedded processors. VisualDSP++ currently supports the following Blackfin processors.

ADSP-BF531	ADSP-BF532 (formerly ADSP-21532)
ADSP-BF533	ADSP-BF534
ADSP-BF535 (formerly ADSP-21535)	ADSP-BF536
ADSP-BF537	ADSP-BF538
ADSP-BF539	ADSP-BF561
ADSP-BF566	AD6531
AD6532	AD6900
AD6901	AD6902
AD6903	

SHARC (ADSP-21_{xxx}) Processors

The name “*SHARC*” refers to a family of high-performance, 32-bit, floating-point processors that can be used in speech, sound, graphics, and imaging applications. VisualDSP++ currently supports the following SHARC processors.

ADSP-21020	ADSP-21060	ADSP-21061	ADSP-21062
ADSP-21065L	ADSP-21160	ADSP-21161	ADSP-21261
ADSP-21262	ADSP-21266	ADSP-21267	ADSP-21362
ADSP-21363	ADSP-21364	ADSP-21365	ADSP-21366

ADSP-21367 ADSP-21368 ADSP21369 ADSP-21371
ADSP21375

TigerSHARC (ADSP-TSxxx) Processors

The name “*TigerSHARC*” refers to a family of floating-point and fixed-point [8-bit, 16-bit, and 32-bit] processors. VisualDSP++ currently supports the following TigerSHARC processors.

ADSP-TS101 ADSP-TS201 ADSP-TS202 ADSP-TS203

Product Information

You can obtain product information from the Analog Devices Web site, from the product CD-ROM, or from the printed publications (manuals).

Analog Devices is online at www.analog.com. Our Web site provides information about a broad range of products—analog integrated circuits, amplifiers, converters, and digital signal processors.

MyAnalog.com

MyAnalog.com is a free feature of the Analog Devices Web site that allows customization of a Web page to display only the latest information on products you are interested in. You can also choose to receive weekly e-mail notifications containing updates to the Web pages that meet your interests. MyAnalog.com provides access to books, application notes, data sheets, code examples, and more.

Registration

Visit www.myanalog.com to sign up. Click **Register** to use MyAnalog.com. Registration takes about five minutes and serves as a means to select the information you want to receive.

Product Information

If you are already a registered user, just log on. Your user name is your e-mail address.

Processor Product Information

For information on embedded processors and DSPs, visit our Web site at <http://www.analog.com/processors>, which provides access to technical publications, data sheets, application notes, product overviews, and product announcements.

You may also obtain additional information about Analog Devices and its products in any of the following ways.

- E-mail questions or requests for information to
processor.support@analog.com (World wide support)
processor.europe@analog.com (Europe support)
processor.china@analog.com (China support)
- Fax questions or requests for information to
1-781-461-3010 (North America)
+49-89-76903-157 (Europe)

Related Documents

For information on product related development software, see these publications:

- *VisualDSP++ 4.5 User's Guide*
- *VisualDSP++ 4.5 Getting Started Guide for Blackfin Processors*
- *VisualDSP++ 4.5 C/C++ Compiler and Library Manual for SHARC Processors*
- *VisualDSP++ 4.5 C/C++ Compiler and Library Manual for TigerSHARC Processors*

- *VisualDSP++ 4.5 C/C++ Compiler and Library Manual for Blackfin Processors*
- *VisualDSP++ 4.5 Linker and Utilities Manual*
- *VisualDSP++ 4.5 Assembler and Preprocessor Manual*
- *VisualDSP++ 4.5 Kernel (VDK) User's Guide*
- *VisualDSP++ 4.5 Quick Installation Reference Card*

For hardware information, refer to your processors's hardware reference, programming reference, or data sheet. All documentation is available online. Most documentation is available in printed form.

Visit the Technical Library Web site to access all processor and tools manuals and data sheets:

<http://www.analog.com/processors/resources/technicalLibrary>.

Online Technical Documentation

Online documentation comprises the VisualDSP++ Help system, software tools manuals, hardware tools manuals, processor manuals, the Dinkum Abridged C++ library, and Flexible License Manager (FlexLM) network license manager software documentation. You can easily search across the entire VisualDSP++ documentation set for any topic of interest. For easy printing, supplementary .pdf files of most manuals are also provided.

Product Information

Each documentation file type is described as follows.

File	Description
.chm	Help system files and manuals in Help format
.htm or .html	Dinkum Abridged C++ library and FlexLM network license manager software documentation. Viewing and printing the .html files requires a browser, such as Internet Explorer 5.01 (or higher).
.pdf	VisualDSP++ and processor manuals in Portable Documentation Format (PDF). Viewing and printing the .pdf files requires a PDF reader, such as Adobe Acrobat Reader (4.0 or higher).

Accessing Documentation From VisualDSP++

From the VisualDSP++ environment:

- Access VisualDSP++ online Help from the **Help** menu's **Contents**, **Search**, and **Index** commands.
- Open online Help from context-sensitive user interface items (toolbar buttons, menu commands, and windows).

Accessing Documentation From the Web

Download manuals at the following Web site:

<http://www.analog.com/processors/resources/technicalLibrary/manuals>.

Select a processor family and book title. Download archive (.zip) files, one for each manual. Use any archive management software, such as WinZip, to decompress downloaded files.

Printed Manuals

For general questions regarding literature ordering, call the Literature Center at 1-800-ANALOGD (1-800-262-5643) and follow the prompts.

VisualDSP++ Documentation Set

To purchase VisualDSP++ manuals, call 1-603-883-2430. The manuals may be purchased only as a kit.

If you do not have an account with Analog Devices, you are referred to Analog Devices distributors. For information on our distributors, log onto <http://www.analog.com/salesdir/continent.asp>.

Hardware Tools Manuals

To purchase EZ-KIT Lite™ and in-circuit emulator (ICE) manuals, call 1-603-883-2430. The manuals may be ordered by title or by product number located on the back cover of each manual.

Processor Manuals

Hardware reference and instruction set reference manuals may be ordered through the Literature Center at 1-800-ANALOGD (1-800-262-5643), or downloaded from the Analog Devices Web site. Manuals may be ordered by title or by product number located on the back cover of each manual.




Data Sheets


All data sheets (preliminary and production) may be downloaded from the Analog Devices Web site. Only production (final) data sheets (Rev. 0, A, B, C, and so on) can be obtained from the Literature Center at 1-800-ANALOGD (1-800-262-5643); they also can be downloaded from the Web site.

To have a data sheet faxed to you, call the Analog Devices Faxback System at 1-800-446-6212. Follow the prompts and a list of data sheet code numbers will be faxed to you. If the data sheet you want is not listed, check for it on the Web site.

Notation Conventions

Text conventions used in this manual are identified and described as follows.

Example	Description
{this that}	Alternative required items in syntax descriptions appear within curly brackets and separated by vertical bars; read the example as <i>this</i> or <i>that</i> . One or the other is required.
[this that]	Optional items in syntax descriptions appear within brackets and separated by vertical bars; read the example as an optional <i>this</i> or <i>that</i> .
[this,...]	Optional item lists in syntax descriptions appear within brackets delimited by commas and terminated with an ellipsis; read the example as an optional comma-separated list of <i>this</i> .
.SECTION	Commands, directives, keywords, and feature names are in text with letter gothic font.
<i>filename</i>	Non-keyword placeholders appear in text with italic style format.
	Note: For correct operation, ... A Note provides supplementary information on a related topic. In the online version of this book, the word Note appears instead of this symbol.
	Caution: Incorrect device operation may result if ... Caution: Device damage may result if ... A Caution identifies conditions or inappropriate usage of the product that could lead to undesirable results or product damage. In the online version of this book, the word Caution appears instead of this symbol.
	Warning: Injury to device users may result if ... A Warning identifies conditions or inappropriate usage of the product that could lead to conditions that are potentially hazardous for the devices users. In the online version of this book, the word Warning appears instead of this symbol.

 Additional conventions, which apply only to specific chapters, may appear throughout this document.

1 INTRODUCTION

The majority of this manual describes the loader utility (or loader) program as well as the process of loading and splitting, the final phase of the application development flow.

Most of this chapter applies to all 8-, 16-, and 32-bit data processors. Information specific to a particular target processor, or to a particular processor family, is provided in the following chapter.

- Chapter 2, “[Loader/Splitter for Blackfin Processors](#)”
- Chapter 3, “[Loader for ADSP-2106x/21160 SHARC Processors](#)”
- Chapter 4, “[Loader for ADSP-21161 SHARC Processors](#)”
- Chapter 5, “[Loader for ADSP-2126x/2136x/2137x SHARC Processors](#)”
- Chapter 6, “[Loader for TigerSHARC Processors](#)”
- Chapter 7, “[Splitter for SHARC and TigerSHARC Processors](#)”
- Appendix A, “[File Formats](#)”
- Appendix B, “[Utilities](#)”



The code examples in this manual have been compiled using VisualDSP++ 4.5. The examples compiled with another version of VisualDSP++ may result in build errors or different output; although, the highlighted algorithms stand and should continue to stand in future releases of VisualDSP++.

Definition of Terms

Loader and Loader Utility

The term *loader* refers to a *loader utility* that is part of the VisualDSP++ development tools suite. The loader utility post-processes one or multiple executable (.dxe) files, extracts segments that have been declared by the `TYPE(RAM)` command in a Linker Description File (.ldf), and generates a loader file (.ldr). Since the .dxe file meets the Executable and Linkable Format (ELF) standard, the loader utility is often called elfloader utility. See also [“Loader Utility Operations” on page 1-10](#).

Splitter Utility

The *splitter utility* is part of the VisualDSP++ development tools suite. The splitter utility post-processes one or multiple executable (.dxe) files, extracts segments that have been declared by the `TYPE(ROM)` command in a Linker Description File (.ldf), and generates a file consisting of processor instructions (opcodes). If burned into an EPROM or flash memory device which connects to the target processor’s system bus, the processor can directly fetch and execute these instructions. See also [“Splitter Utility Operations” on page 1-11](#).

Splitter and loader jobs can be managed either by separate utility programs or by the same program (see [“Non-bootable Files Versus Boot-loadable Files” on page 1-9](#)). In the later case, the generated output file may contain code instructions and boot streams.

Loader File

A *loader file* is generated by the loader utility. The file typically has the .ldr extension and is often called an LDR file. Loader files can meet one of multiple formats. Common formats are Intel-hex, binary, or ASCII representation. Regardless of the format, the loader file describes a boot image, which can be seen as the binary version of the loader file. See also [“Non-bootable Files Versus Boot-loadable Files” on page 1-9](#).

Loader Command Line

If invoked from a command-line prompt, the loader and splitter utilities accept numerous control switches to customize the loader file generation.

Loader Property Page

The *loader property page* is part of the **Project Options** dialog box of the VisualDSP++ graphical user interface. The property page is a graphical tool that assists in composing the loader utility's command line.

Boot Mode

Most processors support multiple boot modes. A *boot mode* is determined by special input pins that are interrogated when the processor awakes from either a reset or power-down state. See also [“Boot Modes” on page 1-12](#).

Boot Kernel

A *boot kernel* is software that runs on the target processor. It reads data from the boot source and interprets the data as defined in the boot stream format. The boot kernel can reside in an on-chip boot ROM or in an off-chip ROM device. Often, the kernel has to be pre-booted from the boot source before it can be executed. In this case, the loader utility puts a default kernel to the front of the boot image, or, allows the user to specify a customized kernel. See also [“Boot Kernels” on page 1-14](#).

Boot ROM

A *boot ROM* is an on-chip read-only memory that holds the boot kernel and, in some cases, additional advanced booting routines.

Second-Stage Loader

A *second-stage loader* is a special boot kernel that extends the default booting mechanisms of the processor. It is typically booted by a first-stage kernel in a standard boot mode configuration. Afterward, it executes and boots in the final applications. See also [“Boot Kernels” on page 1-14](#).

Definition of Terms

Boot Source

A *boot source* refers to the interface through which the boot data is loaded as well as to the storage location of a boot image, such as a memory or host device.

Boot Image

A *boot image* that can be seen as the binary version of a loader file. Usually, it has to be stored into a physical memory that is accessible by either the target processor or its host device. Often it is burned into an EPROM or downloaded into a flash memory device using the VisualDSP++ Flash Programmer plug-in.

The boot image is organized in a special manner required by the boot kernel. This format is called a boot stream. A boot image can contain one or multiple boot streams. Sometimes the boot kernel itself is part of the boot image.

Boot Stream

A *boot stream* is basically a list of boot blocks. It is the data structure that is processed and interpreted by the boot kernel. The VisualDSP++ loader utility generates loader files that contain one or multiple boot streams. A boot stream often represents one application. However, a linked list of multiple application-level boot streams is referred to as a boot stream. See also [“Boot Streams” on page 1-15](#).

Boot Block

Multiple *boot blocks* form a boot stream. These blocks consist of boot data that is preceded by a block header. The header instructs the boot kernel how to interpret the payload data. In some cases, the header may contain special instructions only. In such blocks, there is likely no payload data present.

Initialization Code

Initialization code is part of a boot stream and can be seen as a special boot block. While normally all boot blocks of an application are booted in first and control is passed to the application afterward, the initialization code executes at boot time. It is common that an initialization code is booted and executed before any other boot block. This initialization code can customize the target system for optimized boot processing.

Global Header

Some boot kernels expect a boot stream to be headed by a special information tag. The tag is referred to as a *global header*.

Boot Strapping

If the boot process consists of multiple steps, such as pre-loading the boot kernel or managing second-stage loaders, this is called *boot strapping*.

Slave Boot

The term *slave boot* spawns all boot modes where the target processor functions as a slave. This is typically the case when a host device loads data into the target processor's memories. The target processor can wait passively in idle mode or support the host-controlled data transfers actively. Note that the term host boot usually refers only to boot modes that are based on so-called host port interfaces.

Master Boot

The term *master boot* spawns all boot modes where the target processor functions as master. This is typically the case when the target processor reads the boot data from parallel or serial memories.

Program Development Flow

Boot Manager

A *boot manager* is a firmware that decides what application has to be booted. An application is usually represented by a VisualDSP++ project and stored in a `.dxe` file. The boot manager itself can be managed within an application `.dxe` file, or have its own separate `.dxe` file. Often, the boot manager is executed by so-called initialization codes.

In slave boot scenarios, boot management is up to the host device and does not require special VisualDSP++ support.

Multi-.dxe Boot

A loader file may consist of multiple applications if the loader utility was invoked by specifying multiple `.dxe` files. Either a boot manager decides what application has to be booted exclusively or, alternatively, one application can terminate and initiate the next application to be booted. In some cases, a single application can also consist of multiple `.dxe` files.

Next .dxe File Pointer

If a loader file contains multiple applications, some boot stream formats enable them to be organized as a linked list. The next `.dxe` pointer or (NDP) is simply a pointer to a location where the next application's boot stream resides.

Program Development Flow

Figure 1-1 is a simplified view of the application development flow.

The development flow can be split into three phases:

1. “[Compiling and Assembling](#)”
2. “[Linking](#)”
3. “[Loading, Splitting, or Both](#)”




Figure 1-1. Program Development Flow

A brief description of each phase follows.

Compiling and Assembling

Input source files are compiled and assembled to yield object files. Source files are text files containing C/C++ code, compiler directives, possibly a mixture of assembly code and directives, and, typically, preprocessor commands. The assembler and compiler are documented in the *VisualDSP++ 4.5 Assembler and Preprocessor Manual* and *VisualDSP++ 4.5 C/C++ Compiler and Library Manual*, which are part of the online help.

Linking

Under the direction of the linker description file (LDF) and linker settings, the linker consumes separately-assembled object and library files to yield an executable file. If specified, the linker also produces the shared memory files and overlay files. The linker output (.dxe files) conforms to

Program Development Flow

the ELF standard, an industry-standard format for executable files. The linker also produces map files and other embedded information (DWARF-2) used by the debugger.

These executable files are not readable by the processor hardware directly. They are neither supposed to be burned onto an EPROM or flash memory device. Executable files are intended for VisualDSP++ debugging targets, such as the simulator or emulator. Refer to the *VisualDSP++ 4.5 Linker and Utilities Manual* and online Help for information about linking and debugging.

Loading, Splitting, or Both

Upon completing the debug cycle, the processor hardware needs to run on its own, without any debugging tools connected. After power-up, the processor's on-chip and off-chip memories need to be initialized. The process of initializing memories is often referred to as *booting*. Therefore, the linker output must be transformed to a format readable by the processor. This process is handled by the loader and/or splitter utility. The loader/splitter utility uses the debugged and tested executable files as well as shared memory and overlay files as inputs to yield a processor-loadable file.

VisualDSP++ 4.5 includes these loader and splitter utilities:

- `elfloader.exe` (loader utility) for Blackfin, TigerSHARC, and SHARC processors. The loader utility for Blackfin processors also acts as a ROM splitter utility when evoked with the corresponding switches.
- `elfsp121k.exe` (ROM splitter utility) for TigerSHARC and SHARC processors.

The loader/splitter output is either a boot-loadable or non-bootable file. The output is meant to be loaded onto the target. There are several ways to use the output:

- Download the loadable file into the processor's PROM space on an EZ-KIT Lite[®] board via the Flash Programmer plug-in. Refer to VisualDSP++ Help for information on the Flash Programmer.
- Use VisualDSP++ to simulate booting in a simulator session (currently supported on ADSP-21060, ADSP-21061, ADSP-21065L, ADSP-21160, and ADSP-21161 processors). Load the loader file and then reset the processor to debug the booting routines. No hardware is required: just point to the location of the loader file, letting the simulator to do the rest. You can step through the boot kernel code as it brings the rest of the code into memory.
- Store the loader file in an array for a multiprocessor system. A master (host) processor has the array in its memory, allowing a full control to reset and load the file into the memory of a slave processor.

Non-bootable Files Versus Boot-loadable Files

A non-bootable file executes from an external memory of the processor, while a boot-loadable file is transported into and executes from an internal memory of the processor. The boot-loadable file is then programmed into an external memory device (burned into EPROM) within your target system. The loader utility outputs loadable files in formats readable by most EPROM burners, such as Intel hex-32 and Motorola S formats. For advanced usage, other file formats and boot modes are supported. (See [“File Formats” on page A-1.](#))

A non-bootable EPROM image file executes from an external memory of the processor, bypassing the built-in boot mechanisms. Preparing a non-bootable EPROM image is called *splitting*. In most cases (except for Blackfin processors), developers working with floating- and fixed-point processors use the splitter instead of the loader utility to produce a non-bootable memory image file.

Program Development Flow

A booting sequence of the processor and application program design dictate the way loader/splitter utility is called to consume and transform executable files:

- For Blackfin processors, loader and splitter operations are handled by the loader utility program, `elfloader.exe`. The splitter is invoked by a different set of command-line switches than the loader.
- For TigerSHARC and SHARC processors, splitter operations are handled by the splitter program, `elfspl21k.exe`.

Loader Utility Operations

Common tasks performed by the loader utility can include:

- Processing the loader option settings or command-line switches.
- Formatting the output `.ldr` file according to user specifications. Supported formats are binary, ASCII, hex-32, and more. Valid file formats are described in [“File Formats” on page A-1](#).
- Packing the code for a particular data format: 8-, 16- or 32-bit for some processors.
- Adding the code and data from a specified initialization executable file to the loader file, if applicable.
- Adding a boot kernel on top of the user code.
- If specified, preprogramming the location of the `.ldr` file in a specified PROM space.
- Specifying processor IDs for multiple input `.dxe` files for a multiprocessor system, if applicable.

You can run the loader utility from the VisualDSP++ Integrated Development and Development Environment (IDDE), when the IDDE is available, or from the command line. In order to do so in the IDDE, open the **Project Options** dialog box from the **Project** menu, and change the project's target type from **Executable file** to **Loader File**.

Loader utility operations depend on the loader options, which control how the loader utility processes executable files into boot-loadable files, letting you select features such as kernels, boot modes, and output file formats. These options are set on the **Load** pages of the **Project Options** dialog box in the IDDE or on the loader command line. Option settings on the **Load** pages correspond to switches typed on the `elfloader.exe` command line.

Splitter Utility Operations

Splitter utility operations depend on the splitter options, which control how the splitter utility processes executable files into non-bootable files:

- For Blackfin processor, the loader utility includes the ROM splitter capabilities invoked through the **Project Options** dialog box. Refer to [“Using ROM Splitter” on page 2-79](#). Option settings in the dialog box correspond to switches typed on the `elfloader.exe` command line.
- For SHARC and TigerSHARC processors, change the project's target type to **Splitter file**. The splitter options are set via the **Project: Split** page of the **Project Options** dialog box. Refer to [“Splitter for SHARC and TigerSHARC Processors” on page 7-1](#). Option settings in the dialog box correspond to switches typed on the `elfsp121k.exe` command line.

Boot Modes

Once an executable file is fully debugged, the loader utility is ready to convert the executable file into a processor-loadable (boot-loadable) file. The loadable file can be automatically downloaded (booted) to the processor after power-up or after a software reset. The way the loader utility creates a boot-loadable file depends upon how the loadable file is booted into the processor.

The boot mode of the processor is determined by sampling one or more of the input flag pins. Booting sequences, highly processor-specific, are detailed in the following chapters.

Analog Devices processors support different boot mechanisms. In general, the following schemes can be used to provide program instructions to the processors after reset.

- “No-Boot Mode”
- “PROM Boot Mode”
- “Host Boot Mode”

No-Boot Mode

After reset, the processor starts fetching and executing instructions from EPROM/flash memory devices directly. This scheme does not require any loader mechanism. It is up to the user program to initialize volatile memories.

The splitter utility generates a file that can be burned into the PROM memory.

PROM Boot Mode

After reset, the processor starts reading data from a parallel or serial PROM device. The PROM stores a formatted boot stream rather than raw instruction code. Beside application data, the boot stream contains additional data, such as destination addresses and word counts. A small program called a boot kernel (described [on page 1-14](#)) parses the boot stream and initializes memories accordingly. The boot kernel runs on the target processor. Depending on the architecture, the boot kernel may execute from on-chip boot RAM or may be preloaded from the PROM device into on-chip SRAM and execute from there.

The loader utility generates the boot stream from the linker output (an executable file) and stores it to file format that can be burned into the PROM.

Host Boot Mode

In this scheme, the target processor is a slave to a host system. After reset, the processor delays program execution until the slave gets signalled by the host system that the boot process has completed. Depending on hardware capabilities, there are two different methods of host booting. In the first case, the host system has full control over all target memories. The host halts the target while initializing all memories as required. In the second case, the host communicates by a certain handshake with the boot kernel running on the target processor. This kernel may execute from on-chip ROM or may be preloaded by the host devices into the processor's SRAM by any bootstrapping scheme.

The loader/splitter utility generates a file that can be consumed by the host device. It depends on the intelligence of the host device and on the target architecture whether the host expects raw application data or a formatted boot stream.

Boot Kernels

In this context, a boot-loadable file differs from a non-bootable file in that it stores instruction code in a formatted manner in order to be processed by a boot kernel. A non-bootable file stores raw instruction code.

Boot Kernels

A boot kernel refers to the resident program in the boot ROM space responsible for booting the processor. Alternatively (or in absence of the boot ROM), the boot kernel can be preloaded from the boot source by a bootstrapping scheme.

When a reset signal is sent to the processor, the processor starts booting from a PROM, host device, or through a communication port. For example, an ADSP-2106x/2116x processor, brings a 256-word program into internal memory for execution. This small program is a boot kernel.

The boot kernel then brings the rest of the application code into the processor's memory. Finally, the boot kernel overwrites itself with the final block of application code and jumps to the beginning of the application program.

Some of the newer Blackfin processors (ADSP-BF531, ADSP-BF532, ADSP-BF533, ADSP-BF534, ADSP-BF535, ADSP-BF536, ADSP-BF537, ADSP-BF538, and ADSP-BF539) do not require to load a boot kernel—a kernel is already present in the on-chip boot ROM. It allows the entire application program's body to be booted into the internal and external memories of the processor. The boot kernel in the on-chip ROM behaves similar to the second-stage loader of the ADSP-BF535 processors. The boot ROM has the capability to parse address and count information for each bootable block.

Boot Streams

The loader utility's output (.ldr file) is essentially the same executable code as in the input .dxe file; the loader utility simply repackages the executable as shown in [Figure 1-2](#).




Figure 1-2. A .dxe File Versus an .ldr File

Processor code and data in a loader file (also called a boot stream) is split into blocks. Each code block is marked with a tag that contains information about the block, such as the number of words and destination in the processor's memory. Depending on the processor family, there can be additional information in the tag. Common block types are "zero" (memory is filled with 0s); nonzero (code or data); and final (code or data). Depending on the processor family, there can be other block types.

Refer to the following chapters to learn more about boot streams.

File Searches

File searches are important in the loader utility operation. The loader utility supports relative and absolute directory names and default directories. File searches occur as follows.

- Specified path—If relative or absolute path information is included in a file name, the loader utility searches only in that location for the file.
- Default directory—If path information is not included in the file name, the loader utility searches for the file in the current working directory.
- Overlay and shared memory files—The loader utility recognizes overlay and shared memory files but does not expect these files on the command line. Place the files in the directory that contains the executable file that refers to them, or place them in the current working directory. The loader utility can locate them when processing the executable file.

When providing an input or output file name as a loader/splitter command-line parameter, use these guidelines:

- Enclose long file names within straight quotes, “long file name”.
- Append the appropriate file extension to each file.

2 LOADER/SPLITTER FOR BLACKFIN PROCESSORS

This chapter explains how the loader/splitter utility (`elfloader.exe`) is used to convert executable (`.dxe`) files into boot-loadable or non-bootable files for the ADSP-BF5xx Blackfin processors.


Refer to [“Introduction” on page 1-1](#) for the loader utility overview. Loader operations specific to Blackfin processors are detailed in the following sections.

- [“Blackfin Processor Booting” on page 2-2](#)
Provides general information on various boot modes, including information on second-stage kernels:
 - [“ADSP-BF535 Processor Booting” on page 2-2](#)
 - [“ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processor Booting” on page 2-16](#)
 - [“ADSP-BF561 and ADSP-BF566 Processor Booting” on page 2-42](#)
- [“Blackfin Processor Loader Guide” on page 2-62](#)
Provides reference information on the loader utility’s command-line syntax and switches.

Blackfin Processor Booting

A Blackfin processor can be booted from an 8- or 16-bit flash/PROM memory or from an 8-, 16-, or 24-bit addressable SPI memory. (The ADSP-BF561/BF566 processors does not support 24-bit addressable SPI memory boot.) There is also a no-boot option (bypass mode) in which execution occurs from a 16-bit external memory.

At power-up, after a reset, the processor transitions into a boot mode sequence configured by the BMODE pins ([Table 2-1](#)). The BMODE pins are dedicated mode-control pins; that is, no other functions are performed by these pins. The pins can be read through bits in the system reset configuration register SYSCR ([Figure 2-2](#)).

 Refer to the processor's datasheet and hardware reference for more information on system configuration, peripherals, registers, and operating modes.

ADSP-BF535 Processor Booting

Upon reset, an ADSP-BF535 processor jumps to an external 16-bit memory for execution (if BMODE = 000) or to the on-chip boot ROM (if BMODE = 001, 010, or 011). [Table 2-1](#) summarizes boot modes and code execution start addresses for ADSP-BF535 processors.

Table 2-1. ADSP-BF535 Processor Boot Mode Selections

Boot Source	BMODE[2:0]	Execution Start Address
Execute from a 16-bit external memory (async bank 0); no-boot mode (bypass on-chip boot ROM); see on page 2-79 .	000	0x2000 0000
Boot from an 8-bit/16-bit flash memory	001	0xF000 0000 ¹
Boot from an 8-bit address SPI0 serial EEPROM	010	0xF000 0000 ¹

Table 2-1. ADSP-BF535 Processor Boot Mode Selections (Cont'd)

Boot Source	BMODE[2:0]	Execution Start Address
Boot from a 16-bit address SPI0 serial EEPROM	011	0xF000 0000 ¹
Reserved	111-100	N/A

¹ The processor jumps to this location after the booting is complete.

A description of each boot mode is as follows.

- [“ADSP-BF535 Processor On-Chip Boot ROM” on page 2-4](#)
- [“ADSP-BF535 Processor Second-Stage Loader” on page 2-6](#)
- [“ADSP-BF535 and ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processor No-Boot Mode” on page 2-79](#)
- [“ADSP-BF535 Processor Boot Streams” on page 2-8](#)
- [“ADSP-BF535 Processor Memory Ranges” on page 2-14](#)

ADSP-BF535 Processor On-Chip Boot ROM

The on-chip boot ROM for the ADSP-BF535 processor does the following (Figure 2-1).




Figure 2-1. ADSP-BF535 Processors: On-Chip Boot ROM

1. Sets up supervisor mode by exiting the `RESET` interrupt service routine and jumping into the lowest priority interrupt (`IVG15`).
2. Checks whether the `RESET` is a software reset and if so, whether to skip the entire boot sequence and jump to the start of L2 memory (`0xF000 0000`) for execution. The on-chip boot ROM does this by checking bit 4 of the system reset configuration register (`SYSCR`). If bit 4 is not set, the on-chip boot ROM performs the full boot sequence. If bit 4 is set, the on-chip boot ROM bypasses the full boot sequence and jumps to `0xF000 0000`. The register settings are shown in Figure 2-2.

Loader/Splitter for Blackfin Processors

System Reset Configuration Register (SYSCR)

X - state is initialized from mode pins during hardware reset




Figure 2-2. ADSP-BF535 Processors: SYSCR Register

3. Finally, if bit 4 of the SYSCR register is not set, performs the full boot sequence. The full boot sequence includes:
 - ✓ Checking the boot source (either flash/PROM or SPI memory) by reading BMODE2-0 from the SYSCR register.
 - ✓ Reading the first four bytes from location 0x0 of the external memory device. These four bytes contain the byte count (N), which specifies the number of bytes to boot in.
 - ✓ Booting in N bytes into internal L2 memory starting at location 0xF000 0000.
 - ✓ Jumping to the start of L2 memory for execution.

The on-chip boot ROM boots in N bytes from the external memory. These N bytes can define the size of the actual application code or a second-stage loader that boots in the application code.

ADSP-BF535 Processor Second-Stage Loader

The only situation where a second-stage loader is unnecessary is when the application code contains only one section starting at the beginning of L2 memory (0xF000 0000).

A second-stage loader must be used in applications in which multiple segments reside in L2 memory or in L1 memory and/or SDRAM. In addition, a second-stage loader must be used to change the wait states or hold time cycles for a flash/PROM booting or to change the baud rate for an SPI boot (see [“Blackfin Loader Command-Line Switches”](#) on page 2-65 for more information on these features).

When a second-stage loader is used for booting, the following sequence occurs.

1. Upon reset, the on-chip boot ROM downloads N bytes (the second-stage loader) from external memory to address 0xF000 0000 in L2 memory ([Figure 2-3](#)).




Figure 2-3. ADSP-BF535 Processors: Booting With Second-Stage Loader

Loader/Splitter for Blackfin Processors

- 2. The second-stage loader copies itself to the bottom of L2 memory.




Figure 2-4. ADSP-BF535 Processors: Copying Second-Stage Loader

- 3. The second-stage loader downloads the application code and data into the various memories of the Blackfin processor (Figure 2-5).




Figure 2-5. ADSP-BF535 Processors: Booting Application Code

Blackfin Processor Booting

4. Finally, after booting, the second-stage loader jumps to the start of L2 memory (0xF000 0000) for application code execution (Figure 2-6).




Figure 2-6. ADSP-BF535 Processors: Starting Application Code

ADSP-BF535 Processor Boot Streams

The loader utility generates the boot stream and places the boot stream in the output loader (.ldr) file. The loader utility prepares the boot stream in a way that enables the on-chip boot ROM and the second-stage loader to load the application code and data to the processor memory correctly. Therefore, the boot stream contains not only user application code but also header and flag information that is used by the on-chip boot ROM and the second-stage loader.

The following diagrams illustrate boot streams utilized by the ADSP-BF535 processor's boot kernel:

- “Loader Files Without a Second-Stage Loader” on page 2-9
- “Loader Files With a Second-Stage Loader” on page 2-10
- “Global Headers” on page 2-12
- “Blocks, Block Headers, and Flags” on page 2-13

Loader Files Without a Second-Stage Loader

Figure 2-7 is a graphical representation of an output loader file for 8-bit PROM/flash boot and 8-/16-bit addressable SPI boot without the second-stage loader.




Figure 2-7. Loader File for 8-bit PROM/Flash & SPI Boot Without Second-Stage Loader

Blackfin Processor Booting

Figure 2-8 is a graphical representation of an output loader file for 16-bit PROM/flash boot without the second-stage loader.




Figure 2-8. Loader File for 16-bit PROM/Flash Boot Without Second-Stage Loader

Loader Files With a Second-Stage Loader

Figure 2-9 is a graphical representation of an output loader file for 8-bit PROM/flash boot and 8- or 16-bit addressable SPI boot with the second-stage loader.

An output loader file for 16-bit PROM/flash boot with the second-stage loader is illustrated in Figure 2-10.

Loader/Splitter for Blackfin Processors




Figure 2-9. Loader File for 8-bit PROM/Flash/SPI Boot With Second-Stage Loader




Figure 2-10. Loader File for 16-bit PROM/Flash Boot With Second-Stage Loader

Blackfin Processor Booting

Global Headers

Following the second-stage loader code and address in a loader file, there is a 4-byte global header. The header provides the global settings for a booting process (see [Figure 2-11](#)).




Figure 2-11. Global Header

A global header's bit assignments for 8- and 16-bit PROM/flash boot are in [Figure 2-12](#).




Figure 2-12. PROM/Flash Boot: Global Header Bit Assignments

Loader/Splitter for Blackfin Processors

A global header's bit assignments for 8- and 16-bit addressable SPI booting are in [Figure 2-13](#).




Figure 2-13. SPI Boot: Global Header Bit Assignments

Blocks, Block Headers, and Flags

For application code, a block is the basic structure of the output `.ldr` file when the second-stage loader is used. All application code is grouped into blocks. A block always has a header and a body if it is a non-zero block. A block does not have a body if it is a zero block. A block structure is illustrated in [Figure 2-14](#).




Figure 2-14. Application Block

Blackfin Processor Booting

A block header has three words: 4-byte clock start address, 4-byte block byte count, and 2-byte flag word.

The ADSP-BF535 block flag word's bits are illustrated in [Figure 2-15](#).




Figure 2-15. Block Flag Word Bit Assignments

ADSP-BF535 Processor Memory Ranges

Second-stage loaders are available for ADSP-BF535 processors in VisualDSP++ 3.0 and higher. They allow booting to:

- L2 memory (0xF000 0000)
- L1 memory
 - ✓ Data bank A SRAM (0xFF80 0000)
 - ✓ Data bank B SRAM (0xFF90 0000)
 - ✓ Instruction SRAM (0xFFA0 0000)
 - ✓ Scratchpad SRAM (0xFFB0 0000)
- SDRAM
 - ✓ Bank 0 (0x0000 0000)
 - ✓ Bank 1 (0x0800 0000)
 - ✓ Bank 2 (0x1000 0000)
 - ✓ Bank 3 (0x1800 0000)



SDRAM must be initialized by user code before any instructions or data are loaded into it.

Second-Stage Loader Restrictions

Using the second-stage loader imposes the following restrictions.

- The bottom of L2 memory must be reserved during booting. These locations can be reallocated during runtime. The following locations pertain to the current second-stage loaders.
 - ✓ For 8- and 16-bit PROM/flash booting, reserve 0xF003 FE00–0xF003 FFFF (last 512 bytes).
 - ✓ For 8- and 16-bit addressable SPI booting, reserve 0xF003 FD00–0xF003 FFFF (last 768 bytes).
- If segments reside in SDRAM memory, configure the SDRAM registers accordingly in the second-stage loader before booting.
 - ✓ Modify a section of code called “SDRAM setup” in the second-stage loader and rebuild the second-stage loader.
- Any segments residing in L1 instruction memory (0xFFA0 0000–0xFFA0 3FFF) must be 8-byte aligned.
 - ✓ Declare segments, within the `.ldf` file, that reside in L1 instruction memory at starting locations that are 8-byte aligned (for example, 0xFFA0 0000, 0xFFA0 0008, 0xFFA0 0010, and so on).
 - ✓ Use the `.ALIGN 8;` directives in the application code.



The two reasons for these restrictions are:

- Core writes into L1 instruction memory are not allowed.
- DMA from an 8-bit external memory is not possible since the minimum width of the external bus interface unit (EBIU) is 16 bits.

Blackfin Processor Booting

Load bytes into L1 instruction memory by using the instruction test command and data registers, as described in the Memory chapter of the appropriate hardware reference manual. These registers transfer 8-byte sections of data from external memory to internal L1 instruction memory.

ADSP-BF531/BF532/BF533/BF534/BF536/BF537/ BF538/BF539 Processor Booting

Upon reset, an ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 processor jumps to the on-chip boot ROM or jumps to 16-bit external memory for execution (if `BMODE = 0`) located at `0xEF00 0000`. [Table 2-2](#) shows boot modes and execution start addresses for ADSP-BF531, ADSP-BF532, ADSP-BF533, ADSP-BF538, and ADSP-BF539 processors.

[Table 2-3](#) shows boot modes for ADSP-BF534/BF536/BF537 processors, which in addition to all ADSP-BF531/BF532/BF533 processor boot modes, also can boot from a TWI serial device, a TWI host, and a UART host.

Loader/Splitter for Blackfin Processors

Table 2-2. Processor Boot Mode Selections for ADSP-BF531/BF532/
BF533/BF538/BF539 Processors

Boot Source	BMODE[1:0]	Execution Start Address	
		ADSP-BF531 ADSP-BF532 ADSP-BF538	ADSP-BF533 ADSP-BF539
Execute from 16-bit External ASYNC bank 0 memory (no-boot mode or bypass on-chip boot ROM); see on page 2-79	00	0x2000 0000	0x2000 0000
Boot from 8- or 16-bit PROM/flash	01	0xFFA0 8000	0xFFA0 0000
Boot from an SPI host in SPI slave mode	10	0xFFA0 8000	0xFFA0 0000
Boot from an 8-, 16-, or 24-bit addressable SPI memory in SPI master boot mode with support for Atmel AT45DB041B, AT45DB081B, and AT45DB161B DataFlash devices	11	0xFFA0 8000	0xFFA0 0000

Table 2-3. ADSP-BF534/BF536/BF537 Processor Boot Modes

Boot Source	BMODE[2:0]
Executes from external 16-bit memory connected to ASYNC bank 0; (no-boot mode or bypass on-chip boot ROM); see on page 2-79	000
Boots from 8/16-bit PROM/flash	001
Reserved	010
Boots from an 8-, 16-, or 24-bit addressable SPI memory in SPI master mode with support for Atmel AT45DB041B, AT45DB081B, and AT45DB161B DataFlash devices	011
Boots from an SPI host in SPI slave mode	100
Boots from a TWI serial device	101
Boots from a TWI host	110
Boots from a UART host	111

Blackfin Processor Booting

A description of each boot mode is as follows.

- “ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processor On-Chip Boot ROM” on page 2-19
- “ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processor in SPI Slave Boot Mode” on page 2-21
- “ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processor in SPI Master Boot Mode” on page 2-23
- “ADSP-BF534/BF536/BF537 TWI Master Boot Mode (BMODE = 101)” on page 2-27
- “ADSP-BF534/BF536/BF537 TWI Slave Boot Mode (BMODE = 110)” on page 2-29
- “ADSP-BF534/BF536/BF537 UART Slave Mode Boot via Master Host (BMODE = 111)” on page 2-30
- “ADSP-BF535 and ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processor No-Boot Mode” on page 2-79

ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor On-Chip Boot ROM

The on-chip boot ROM for ADSP-BF531/BF532/BF533/BF534/
BF536/BF537/BF538/BF539 processors does the following.

1. Sets up supervisor mode by exiting the `RESET` interrupt service routine and jumping into the lowest priority interrupt (`IVG15`).

Note that the on-chip boot ROM of the ADSP-BF534/BF536 and ADSP-BF537 processors executes at the Reset priority level, does not degrade to the lowest priority interrupt.

2. Checks whether the `RESET` was a software reset and, if so, whether to skip the entire sequence and jump to the start of L1 memory (`0xFFA0 0000` for ADSP-BF533/BF534/BF536/BF537/BF539 processors; `0xFFA0 8000` for ADSP-BF531/BF532/BF538) for execution. The on-chip boot ROM does this by checking the `NOBOOT` bit (bit 4) of the system reset configuration register (`SYSCR`). See [Figure 2-16](#). If bit 4 is not set, the on-chip boot ROM performs the full boot sequence. If bit 4 is set, the on-chip boot ROM bypasses the full boot sequence and jumps to the start of L1 memory.




Figure 2-16. System Reset Configuration Register

Blackfin Processor Booting

3. The NOBOOT bit, if bit 4 of the SYSCR register is not set, performs the full boot sequence (Figure 2-17).




Figure 2-17. ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processors: Booting Sequence


The booting sequence for ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 processors is different from that for ADSP-BF535 processors. The on-chip boot ROM for the former processors behaves similar to the second-stage loader of ADSP-BF535 processors. The boot ROM has the capability to parse address and count information for each bootable block. This alleviates the need for a second-stage loader because a full application can be booted to the various memories with just the on-chip boot ROM.

The loader utility converts the application code (.dxe) into the loadable file by parsing the code and creating a file that consists of different blocks. Each block is encapsulated within a 10-byte header, which is illustrated in [Figure 2-17](#) and detailed in the following section. The headers, in turn, are read and parsed by the on-chip boot ROM during booting.

The 10-byte header provides all information the on-chip boot ROM requires—where to boot the block to, how many bytes to boot in, and what to do with the block.

ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor in SPI Slave Boot Mode

For SPI slave mode booting, the ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 processor is configured as an SPI slave device, and a host device is used to boot the processor.

 This boot mode is *not* supported in ADSP-BF531/BF532/BF533/silicon revision 0.2 and earlier.

[Figure 2-18](#) shows the pin-to-pin connections needed for SPI slave mode.

The host does not need any knowledge of the loader file stream to boot the Blackfin processor. It must be configured to send one byte at a time from the loader file in ASCII format. In the above setup, a PFX signal is the feedback strobe from the Blackfin processor to the master host device. This is the signal used by the Blackfin processor to hold off the host during certain times within the boot process (specifically during init code execution and zero-fill blocks). When PFX is asserted (high), the master host device must discontinue sending bytes to the Blackfin processor. When PFX is de-asserted (low), the master host device resumes sending bytes from where it left off. Since the PFX pin is not driven by the slave until the first block has been processed, consider using a resistor to pull down the feedback strobe.

Blackfin Processor Booting




Figure 2-18. Pin-to-Pin Connections for ADSP-BF531/BF532/BF533/BF534/ BF536/BF537/BF538/BF539 Processor SPI Slave Mode


For the ADSP-BF534/BF5356/BF537processors, a pull down or pull up may be used. The on-chip boot ROM senses the polarity of this signal and asserts it by driving it to the opposite state of the external pull up/down. This PF_x number is going to be user-defined and is embedded within the loader file. The loader utility embeds the number in bits [8:5] of the FLAG field within every 10-byte header. The loader utility does this by using the “-pFlag #” command-line switch where number is the intended PF flag used by the Blackfin slave and has a value between 1 and 15.

- i** If the “-pFlag #” switch is not used, the default value placed within bits [8:5] of the FLAG is 0, indicating that PF_0 is assumed as the feedback signal to the host. Since PF_0 is multiplexed with the /SPISS pin, which is mandatory for successful SPI slave boot, always use the “-pFlag #” switch and specify a value other than 0.

ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor in SPI Master Boot Mode

For SPI master mode booting, the ADSP-BF531/BF532/BF533/BF534/
BF536/BF537/BF538/BF539 processor is configured as a SPI master con-
nected to a SPI memory. The following shows the pin-to-pin connections
needed for this mode.

Figure 2-19 shows the pin-to-pin connections needed for SPI master
mode.

-  A pull-up resistor on MISO is *required* for this boot mode to work properly. For this reason, the ADSP-BF531/BF532/BF533/BF534/
BF536/BF537/BF538/ BF539 processor reads a 0xFF on the MISO
pin if the SPI memory is not responding (that is, no data written
on the MISO pin by the SPI memory).





Figure 2-19. Pin-to-pin connections for ADSP-BF531/BF532/BF533 Processor SPI Master Mode

Blackfin Processor Booting

Although the pull-up resistor on the `MISO` line is mandatory, additional pull-up resistors might also be worthwhile as well. Pull up the `PF2` signal to ensure the SPI memory is not activated while the Blackfin processor is in reset.

 On ADSP-BF531/BF532/BF533 of silicon revision 0.2 and earlier, the `CPHA` and `CPOL` bits within the SPI control (`SPICTRL`) register were both set to 1. (Refer to the *ADSP-BF533 Blackfin Processor Hardware Reference* for information on these bits.) For this reason, the SPI memory may detect an erroneous rising edge on the clock signal when it recovers from three-state. If the boot process fails because of this situation, a pull-up resistor on the `SPICLK` signal alleviates the problem. On silicon revision 0.3, this was fixed by setting `CPHA = CPOL = 0` within the SPI control register.

The SPI memories supported by this interface are standard 8/16/24-bit addressable SPI memories (the read sequence is explained below) and the following Atmel SPI DataFlash devices: AT45DB041B, AT45DB081B, AT45DB161B. The ADSP-BF534/BF536/BF537 processors additionally support the AT45DB321, AT45DB642, and AT45DB1282 devices.

Standard 8/16/24-bit addressable SPI memories take in a read command byte of `0x03`, followed by one address byte (for 8-bit addressable SPI memories), two address bytes (for 16-bit addressable SPI memories), or three address bytes (for 24-bit addressable SPI memories). After the correct read command and address are sent, the data stored in the memory at the selected address is shifted out on the `MISO` pin. Data is sent out sequentially from that address with continuing clock pulses. Analog Devices has tested the following standard SPI memory devices.

- 8-bit addressable SPI memory: 25LC040 from Microchip
- 16-bit addressable SPI memory: 25LC640 from Microchip
- 24-bit addressable SPI memory: M25P80 from STMicroelectronics


SPI Memory Detection Routine


Since $BMODE = 11$ supports booting from various SPI memories, the on-chip boot ROM detects what type of memory is connected. To determine the type of memory connected to the processor (8-, 16-, or 24-bit addressable), the on-chip boot ROM sends the following sequence of bytes to the SPI memory until the memory responds back. The SPI memory does not respond back until it is properly addressed. The on-chip boot ROM does the following.

1. Sends the read command, $0x03$, on the $MOSI$ pin, then does a dummy read of the $MISO$ pin.
2. Sends an address byte, $0x00$, on the $MOSI$ pin, then does a dummy read of the $MISO$ pin.
3. Sends another byte, $0x00$, on the $MOSI$ pin and checks whether the incoming byte on the $MISO$ pin is anything other than $0xFF$ (this is the value from the pull-up resistor. For more information, refer to the following note.) An incoming byte that is not $0xFF$ means that the SPI memory has responded back after one address byte, and an 8-bit addressable SPI memory device is assumed to be connected.
4. If the incoming byte is $0xFF$, the on-chip boot ROM sends another byte, $0x00$, on the $MOSI$ pin and checks whether the incoming byte on the $MISO$ pin is anything other than $0xFF$. An incoming byte other than $0xFF$ means that the SPI memory has responded back after two address bytes, and a 16-bit addressable SPI memory device is assumed to be connected.
5. If the incoming byte is $0xFF$, the on-chip boot ROM sends another byte, $0x00$, on the $MOSI$ pin and checks whether the incoming byte on the $MISO$ pin is anything other than $0xFF$. An incoming byte other than $0xFF$ means that the SPI memory has responded back after three address bytes, and a 24-bit addressable SPI memory device is assumed to be connected.

Blackfin Processor Booting

6. If an incoming byte is `0xFF` (meaning no devices have responded back), the on-chip boot ROM assumes that one of the following Atmel DataFlash devices are connected: AT45DB041B, AT45DB081B, or AT45DB161B. These DataFlash devices have a different read sequence than the one described above for standard SPI memories. The on-chip boot ROM determines which of the above Atmel DataFlash memories are connected by reading the status register.

 For the SPI memory detection routine explained above, the on-chip boot ROM on ADSP-BF531/BF532/BF533 silicon revision 0.2 and earlier checks whether the incoming data on the `MISO` pin is `0x00` (first byte of the loader file). The on-chip boot ROM in silicon revision 0.3 checks whether the incoming data on the `MISO` pin is anything *other* than `0xFF`. For this reason, SPI loader files built for silicon revision 0.2 and earlier must have the first byte as `0x00`. For silicon revision 0.3, the first byte of the loader file is set to `0x40`.

 While traditional Atmel DataFlash memories ignore the standard `0x03` SPI read command, newer revisions simulate standard 24-bit addressable SPI memories and return data earlier than one may expect. Consequently, newer DataFlash revisions need to be programmed in power-of-2 page size mode. Former revisions are required to be in traditional page size mode.

The SPI baud rate register is set to 133, which, when based on a 54 MHz system clock, results in a $54 \text{ MHz} / (2 * 133) = 203 \text{ kHz}$ baud rate. On the ADSP-BF533 EZ-KIT Lite board, the default system clock frequency is 54 MHz.

ADSP-BF534/BF536/BF537 TWI Master Boot Mode (BMODE = 101)

The Blackfin processor selects the slave EEPROM with the unique ID $0xA0$, and submits successive read commands to the device starting at two byte internal address $0x0000$ and begins clocking data into the processor. The serial EEPROM must be two-byte addressable. The EEPROM's device select bits $A2-0$ must be 0s (tied low). The I²C EPROM device should comply with *Philips I2C Bus Specification version 2.1* and should have the capability to auto increment its internal address counter such that the contents of the memory device can be read sequentially (see [Figure 2-20](#)).

The TWI controller is programmed so as to generate a 30% duty cycle clock in accordance with the I²C clock specification for fast-mode operation.

i In both TWI master and slave boot modes, the upper 256 bytes starting at address $0xFF90$ $3F00$ must not be used. The boot ROM code uses this space for the TWI boot modes to temporarily hold the serial data which is then transferred to L1 instruction memory using DMA.




Figure 2-20. TWI Master Boot Mode

Blackfin Processor Booting

In [Figure 2-21](#), The TWI controller outputs on the bus the address of the I²C device to boot from: 0xA0 where the least significant bit indicates the direction of the transfer. In this case, it is a write (0) in order to write the first 2 bytes of the internal address from which to start booting (0x00).




Figure 2-21. TWI Master Booting

[Figure 2-22](#) shows the TWI init and zero-fill blocks.




Figure 2-22. TWI Init and Zero-Fill Blocks

ADSP-BF534/BF536/BF537 TWI Slave Boot Mode (BMODE = 110)

The I²C host agent selects the slave (Blackfin processor) with the 7-bit slave address of 0x5F. The processor replies with an acknowledgement and the host can then download the boot stream. The I²C host agent should comply with *Philips I2C Bus Specification version 2.1*. The host device supplies the serial clock (see [Figure 2-23](#) and [Figure 2-24](#)).




Figure 2-23. TWI Slave Booting




Figure 2-24. TWI Slave Boot Mode



On the Blackfin processor, in both TWI master and slave boot modes, the upper 256 bytes of data bank A starting at address `0xFF90 3F00` must not be used. The boot ROM code uses this space for the TWI boot modes to temporarily hold the serial data which is then transferred to L1 instruction memory using DMA.

ADSP-BF534/BF536/BF537 UART Slave Mode Boot via Master Host (BMODE = 111)

UART booting on the Blackfin processor is supported only through UART0, and the Blackfin processor is always a slave.

Using an autobaud detection sequence, a boot-stream-formatted program is downloaded by the host. The host agent selects a bit rate within the UART's clocking capabilities. When performing the autobaud, the UART expects an "@" character (`0x40`, eight bits data, one start bit, one stop bit, no parity bit) on the UART0 RXD input to determine the bit rate. The hardware support and the mathematical operations to perform for this autobaud detection is explained in Chapter 15, "General-Purpose Timers" of the *ADSP-BF537 Blackfin Processor Hardware Reference*. The boot kernel then replies with an acknowledgement, and then the host can download the boot stream. The acknowledgement consists of the following four bytes: `0xBF`, `UART0_DLL`, `UART0_DLH`, `0x00`. The host is requested not to send further bytes until it has received the complete acknowledge string. Once the `0x00` byte is received, the host can send the entire boot stream at once. The host must know the total byte count of the boot stream, but the host does not require any knowledge about the content of the boot stream.

When the boot kernel is processing `ZEROFILL` or `INIT` blocks, it may require extra processing time and needs to hold the host off from sending more data. This is signalled with the `HWAIT` output which can operate on any GPIO of port G. The GPIO, which is actually used, is encoded in the `FLAG` word of all block headers. The boot kernel is not permitted to drive any of the GPIOs before the first block header has been received and eval-

uated completely. Therefore, a pulling resistor on the `HWAIT` signal is recommended. If the resistor pulls down to ground, the host is always permitted to send when the `HWAIT` signal is low and must pause transmission when `HWAIT` is high. The Blackfin UART module does not provide extremely large receive FIFOs, so the host is requested to test `HWAIT` at every transmitted byte.

As indicated in [Figure 2-25](#), the `HWAIT` feedback may connect to the clear-to-send (CTS) input of an EIA-232E compatible host device, resulting in a subset of a so-called hardware handshake protocol. The host is requested to interrogate the `HWAIT` signal before every individual byte. At boot time the Blackfin processor does not evaluate any request-to-send (RTS) signal driven by the host.




Figure 2-25. UART Slave Boot Mode

Blackfin Processor Booting

Figure 2-25 shows the logical interconnection between the UART host and the Blackfin device as required for booting. The figure does not show physical line drivers and level shifters that are typically required to meet the individual UART-compatible standards. Figure 2-26 and Figure 2-27 provide more information about UART booting.




Figure 2-26. UART Slave Booting




Figure 2-27. UART Init and Zero Fill Blocks

ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor Boot Streams

The following sections describe the boot stream, header, and flag framework for the ADSP-BF531, ADSP-BF532, ADSP-BF533, ADSP-BF534, ADSP-BF536, ADSP-BF537, ADSP-BF538, and ADSP-BF539 processors.

- [“ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Blocks, Block Headers, and Flags” on page 2-33](#)
- [“Initialization Blocks” on page 2-36](#)

The ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 processor boot stream is similar to the boot stream that uses a second-stage kernel of ADSP-BF535 processors (detailed in [“Loader Files With a Second-Stage Loader” on page 2-10](#)). However, since the former processors do not employ a second-stage loader, their boot streams do not include the second-stage loader code and the associated 4-byte header on the top of the kernel code. There is also no 4-byte global header.

ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Blocks, Block Headers, and Flags

As the loader utility converts the code from an input `.dxe` file into blocks comprising the output loader file, each block receives a 10-byte header ([Figure 2-28](#)), followed by a block body (if it is a non-zero block) or no-block body (if it is a zero block). A description of the header structure can be found in [Table 2-4](#).

Table 2-4. ADSP-BF531/BF532/BF533 Block Header Structure

Bit Field	Description
Address	4-byte address at which the block resides in memory.
Count	4-byte number of bytes to boot.

Blackfin Processor Booting

Table 2-4. ADSP-BF531/BF532/BF533 Block Header Structure (Cont'd)

Bit Field	Description
Flag	2-byte flag containing information about the block; the following text describes the flag structure.




Figure 2-28. ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processors: Boot Stream Structure

Refer to [Figure 2-29](#) and [Table 2-5](#) for the flag's bit descriptions.

Table 2-5. Flag Structure

Bit Field	Description
Zero-fill block	Indicates that the block is for a buffer filled with zeros. The body of a zero block is not included within the loader file. When the loader utility parses through the <code>.dxe</code> file and encounters a large buffer with zeros, it creates a zero-fill block to reduce <code>.ldr</code> file size and boot time. If this bit is set, there is no block body in the block.
Ignore block	Indicates that the block is not to be booted into memory; skips the block and moves on to the next one. Currently is not implemented for application code.
Initialization block	Indicates that the block is to be executed before booting. The initialization block indicator allows the on-chip boot ROM to execute a number of instructions before booting the actual application code. When the on-chip boot ROM detects an init block, it boots the block into internal memory and makes a <code>CALL</code> to it (initialization code must have an <code>RTS</code> at the end). This option allows the user to run initialization code (such as SDRAM initialization) before the full boot sequence proceeds. Figure 2-30 and Figure 2-31 illustrate the process. Initialization code can be included within the <code>.ldr</code> file by using the <code>-init</code> switch (see “ -init filename.dxe ” on page 2-67). See “ Initialization Blocks ” on page 2-36 for more information.
Processor type	Indicates the processor, either ADSP-BF531/BF532/BF538 or ADSP-BF533/BF534/BF536/BF537/BF539. After booting is complete, the on-chip boot ROM jumps to <code>0xFFA0 0000</code> for the ADSP-BF533/BF536/BF537/BF539 processor and to <code>0xFFA0 8000</code> for the ADSP-BF531/BF532/BF538 processor.
Last block	Indicates that the block is the last block to be booted into memory. After the last block, the processor jumps to the start of L1 memory for application code execution. When it jumps to L1 memory for code execution, the processor is still in supervisor mode and in the lowest priority interrupt (IVG15).
Compressed block	Indicates that the block contains compressed data. The compressed block can include a number of blocks compressed together to form a single compressed block.

Note that the ADSP-BF534/BF536/BF537 processor can have a special last block if the boot mode is two-wire interface (TWI). The loader utility saves all the data from `0xFF903F00` to `0xFF903FFF` and makes the last block

Blackfin Processor Booting




Figure 2-29. Flag Bit Assignments for 2-Byte Block Flag Word

with the data. The loader utility, however, creates a regular last block if no data is in that memory range. The space of `0xFF903F00` to `0xFF903FFF` is saved for the boot ROM to use as a data buffer during a boot process.

Initialization Blocks

The `-init filename` option directs the loader utility to produce the initialization blocks from the initialization section's code in the named file. The initialization blocks are placed at the top of a loader file. They are executed before the rest of the code in the loader file booted into the memory (see [Figure 2-30](#)).

Following execution of the initialization blocks, the boot process continues with the rest of data blocks until it encounters a final block (see [Figure 2-31](#)). The initialization code example follows in [Listing 2-1](#) on [page 2-38](#).

Loader/Splitter for Blackfin Processors




Figure 2-30. ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processors: Initialization Block Execution




Figure 2-31. ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539 Processors: Booting Application Code

Blackfin Processor Booting

Listing 2-1. Initialization Block Code Example

```
/* This file contains 3 sections: */
/* 1) A Pre-Init Section-this section saves off all the
   processor registers onto the stack.
   2) An Init Code Section-this section is the initialization
   code which can be modified by the customer
   As an example, an SDRAM initialization code is supplied.
   The example setups the SDRAM controller as required by
   certain SDRAM types. Different SDRAMs may require
   different initialization procedure or values.
   3) A Post-Init Section-this section restores all the register
   from the stack. Customers should not modify the Pre-Init
   and Post-Init Sections. The Init Code Section can be
   modified for a particular application.*/

#include <defBF532.h>
.SECTION program;
/*****Pre-Init Section*****/
[--SP] = ASTAT; /* Stack Pointer (SP) is set to the end of */
[--SP] = RETS; /* scratchpad memory (0xFFB00FFC) */
[--SP] = (r7:0); /* by the on-chip boot ROM */
[--SP] = (p5:0);
[--SP] = I0;[--SP] = I1;[--SP] = I2;[--SP] = I3;
[--SP] = B0;[--SP] = B1;[--SP] = B2;[--SP] = B3;
[--SP] = M0;[--SP] = M1;[--SP] = M2;[--SP] = M3;
[--SP] = L0;[--SP] = L1;[--SP] = L2;[--SP] = L3;

/*****Init Code Section*****/
/*****Please insert Initialization code in this section*****/
/*****SDRAM Setup*****/
Setup_SDRAM:
    PO.L = L0(EBIU_SDRRC);
    /* SDRAM Refresh Rate Control Register */
```

Loader/Splitter for Blackfin Processors

```
PO.H = HI(EBIU_SDRRC);
RO = 0x074A(Z);
W[PO] = RO;
SSYNC;

PO.L = LO(EBIU_SDBCTL);
/* SDRAM Memory Bank Control Register */
PO.H = HI(EBIU_SDBCTL);
RO = 0x0001(Z);
W[PO] = RO;
SSYNC;

PO.L = LO(EBIU_SDGCTL);
/* SDRAM Memory Global Control Register */
PO.H = HI(EBIU_SDGCTL);
RO.L = 0x998D;
RO.H = 0x0091;
[PO] = RO;
SSYNC;

/*****Post-Init Section*****/
L3 = [SP++]; L2 = [SP++]; L1 = [SP++]; L0 = [SP++];
M3 = [SP++]; M2 = [SP++]; M1 = [SP++]; M0 = [SP++];
B3 = [SP++]; B2 = [SP++]; B1 = [SP++]; B0 = [SP++];
I3 = [SP++]; I2 = [SP++]; I1 = [SP++]; I0 = [SP++];
(p5:0) = [SP++];
(r7:0) = [SP++];
RETS = [SP++];
ASTAT = [SP++];
/*****/
RTS;
```


ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Processor Memory Ranges


The on-chip boot ROM on ADSP-BF531/BF532/BF533/BF534/BF536/
BF537/BF538/BF539 Blackfin processors allows booting to the following
memory ranges.

- L1 memory
 - ADSP-BF531 processor:
 - ✓ Data bank A SRAM (0xFF80 4000–0xFF80 7FFF)
 - ✓ Instruction SRAM (0xFFA0 8000–0xFFA0 BFFF)
 - ADSP-BF532 processor:
 - ✓ Data bank A SRAM (0xFF80 4000–0xFF80 7FFF)
 - ✓ Data bank B SRAM (0xFF90 4000–0xFF90 7FFF)
 - ✓ Instruction SRAM (0xFFA0 8000–0xFFA1 3FFF)
 - ADSP-BF533 processor:
 - ✓ Data bank A SRAM (0xFF80 0000–0xFF80 7FFF)
 - ✓ Data bank B SRAM (0xFF90 000–0xFF90 7FFF)
 - ✓ Instruction SRAM (0xFFA0 0000–0xFFA1 3FFF)
 - ADSP-BF534 processor:
 - ✓ Data bank A SRAM (0xFF80 0000–0xFF80 7FFF)
 - ✓ Data bank B SRAM (0xFF90 0000–0xFF90 7FFF)
 - ✓ Instruction SRAM (0xFFA0 0000–0xFFA1 3FFF)

Loader/Splitter for Blackfin Processors


- ADSP-BF536 processor:
 - ✓ Data bank A SRAM (0xFF80 4000–0xFF80 7FFF)
 - ✓ Data bank B SRAM (0xFF90 4000–0xFF90 7FFF)
 - ✓ Instruction SRAM (0xFFA0 0000–0xFFA1 3FFF)
- ADSP-BF537 processor:
 - ✓ Data bank A SRAM (0xFF80 0000–0xFF80 7FFF)
 - ✓ Data bank B SRAM (0xFF90 0000–0xFF90 7FFF)
 - ✓ Instruction SRAM (0xFFA0 0000–0xFFA1 3FFF)
- ADSP-BF538 processor:
 - ✓ Data bank A SRAM (0xFF80 4000–0xFF80 7FFF)
 - ✓ Data bank B SRAM (0xFF90 4000–0xFF90 7FFF)
 - ✓ Instruction SRAM (0xFFA0 8000–0xFFA1 3FFF)
- ADSP-BF539 processor:
 - ✓ Data bank A SRAM (0xFF80 0000–0xFF80 3FFF)
 - ✓ Data bank B SRAM (0xFF90 2000–0xFF90 7FFF)
 - ✓ Instruction SRAM (0xFFA0 0000–0xFFA1 3FFF)
- SDRAM memory:
 - ✓ Bank 0 (0x0000 0000–0x07FF FFFF)

 Booting to scratchpad memory (0xFFB0 0000) is not supported.

 SDRAM must be initialized by user code before any instructions or data are loaded into it.

ADSP-BF561 and ADSP-BF566 Processor Booting

The booting sequence for the ADSP-BF561 and ADSP-BF566 dual-core processors is similar to the ADSP-BF531/BF532/BF533 processor boot sequence described on page 2-16. Differences occur because the ADSP-BF561/BF566 processor has two cores: core A and core B. After reset, core B remains idle, but core A executes the on-chip boot ROM located at address 0xEF00 0000.

 Refer to Chapter 3 of the *ADSP-BF561 Blackfin Processor Hardware Reference* manual for information about the processor's operating modes and states. Refer to the “System Reset and Power-up Configuration” section for background information on reset and booting.

The boot ROM loads an application program from an external memory device and starts executing that program by jumping to the start of core A's L1 instruction SRAM, at address 0xFFA0 0000.

Table 2-6 summarizes the boot modes and execution start addresses for ADSP-BF561/BF566 processors.

Table 2-6. ADSP-BF561/566 Processor Boot Mode Selections

Boot Source	BMODE [1:0]	Execution Start Address
Reserved	000	Not applicable
Boot from 8-bit/16-bit PROM/flash memory	001	0xFFA0 0000
Boot from 8-bit addressable SPI0 serial EEPROM	010	0xFFA0 0000
Boot from 16-bit addressable SPI0 serial EEPROM	011	0xFFA0 0000
Reserved	111-100	Not applicable

Similar to the ADSP-BF531/BF532/BF533 processor, the ADSP-BF561/BF566 boot ROM uses the interrupt vectors to stay in supervisor mode.


The boot ROM code transitions from the `RESET` interrupt service routine into the lowest priority user interrupt service routine (`Int 15`) and remains in the interrupt service routine. The boot ROM then checks whether it has been invoked by a software reset by examining bit 4 of the system reset configuration register (`SYSCR`).

If bit 4 is not set, the boot ROM presumes that a hard reset has occurred and performs the full boot sequence. If bit 4 is set, the boot ROM understands that the user code has invoked a software reset and restarts the user program by jumping to the beginning of core A's L1 memory (`0xFFA0 0000`), bypassing the entire boot sequence.

When developing an ADSP-BF561/BF566 processor application, you start with compiling and linking your application code into an executable (`.dxe`) file. The debugger loads the `.dxe` file into the processor's memory and executes it. With two cores, two `.dxe` files can be loaded at once. In the real-time environment, there is no debugger which allows the boot ROM to load the executables into memory.

ADSP-BF561/BF566 Processor Boot Streams

The loader utility converts the .dxe file into a boot stream (.ldr) file by parsing the executable and creating blocks. Each block is encapsulated within a 10-byte header. The .ldr file is burned into the external memory device (flash memory, PROM, or EEPROM). The boot ROM reads the external memory device, parsing the headers and copying the blocks to the addresses where they reside during program execution. After all the blocks are loaded, the boot ROM jumps to address 0xFFA0 0000 to execute the core A program.

 When code is run on both cores, the core A program is responsible for releasing core B from the idle state by clearing bit 5 in core A's system configuration register. Then core B begins execution at address 0xFF60 0000.

Multiple .dxe files are often combined into a single boot stream (see [“ADSP-BF561/BF566 Dual-Core Application Management”](#) on page 2-50 and [“ADSP-BF53x and ADSP-BF561/BF566 Multi-Application \(Multi-DXE\) Management”](#) on page 2-51).

Unlike the ADSP-BF531/BF532/BF533 processor, the ADSP-BF561/BF566 boot stream begins with a 4-byte global header, which contains information about the external memory device. A bit-by-bit description of the global header is presented in [Table 2-7](#). The global header also contains a signature in the upper 4 bits that prevents the boot ROM from reading in a boot stream from a blank device.

Table 2-7. ADSP-BF561/BF566 Global Header Structure

Bit Field	Description
0	1 = 16-bit flash, 0 = 8-bit flash; default is 0
1-4	Number of wait states; default is 15
5	Unused bit
6-7	Number of hold time cycles for flash; default is 3

Table 2-7. ADSP-BF561/BF566 Global Header Structure (Cont'd)

Bit Field	Description
8-10	Baud rate for SPI boot: 00 = 500k, 01 = 1M, 10 = 2M
11-27	Reserved for future use
28-31	Signature that indicates valid boot stream

Following the global header is a `.dxe` count block, which contains a 32-bit byte count for the first `.dxe` file in the boot stream. Though this block contains only a byte count, it is encapsulated by a 10-byte block header, just like the other blocks.

The 10-byte header instructs the boot ROM where, in memory, to place each block, how many bytes to copy, and whether the block needs any special processing. The block header structure is the same as that of the ADSP-BF531/BF532/BF533 processors (described in [“ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Blocks, Block Headers, and Flags” on page 2-33](#)). Each header contains a 4-byte start address for the data block, a 4-byte count for the data block, and a 2-byte flag word, indicating whether the data block is a “zero-fill” block or a “final block” (the last block in the boot stream).

For the `.dxe` count block, the address field is irrelevant since the block is not going to be copied to memory. The “ignore bit” is set in the flag word of this header, so the boot loader utility does not try to load the `.dxe` count but skips the count. For more details, see [“ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Blocks, Block Headers, and Flags” on page 2-33](#).

Following the `.dxe` count block are the rest of the blocks of the first `.dxe`.

A bit-by-bit description of the boot steam is presented in [Table 2-8](#). When learning about the ADSP-BF561/BF566 boot stream structure, keep in mind that the count byte for each `.dxe` is, itself, a block encapsulated by a block header.

Blackfin Processor Booting

Table 2-8. ADSP-BF561/BF566 Processor Boot Stream Structure

Bit Field	Description	
0-7	LSB of the global header	32-Bit Global Header
8-15	8-15 of the global header	
16-23	16-23 of the global header	
24-31	MSB of the global header	
32-39	LSB of the address field of 1st .dxe count block (no care)	10-Byte .dxe1 Header
40-47	8-15 of the address field of 1st .dxe count block (no care)	
48-55	16-23 of the address field of 1st .dxe count block (no care)	
56-63	MSB of the address field of 1st .dxe count block (no care)	
64-71	LSB (4) of the byte count field of 1st .dxe count block	
72-79	8-15 (0) of the byte count field of 1st .dxe count block	
80-87	16-23 (0) of the byte count field of 1st .dxe count block	
88-95	MSB (0) of the byte count field of 1st .dxe count block	
96-103	LSB of the flag word of 1st .dxe count block – ignore bit set	
104-111	MSB of the flag word of 1st .dxe count block	
112-119	LSB of the first 1st .dxe byte count	32-Bit Block Byte Count
120-127	8-15 of the first 1st .dxe byte count	
128-135	16-23 of the first 1st .dxe byte count	
136-143	24-31 of the first 1st .dxe byte count	

Loader/Splitter for Blackfin Processors

1-0-Byte Block Header	144-151	LSB of the address field of the 1st data block in 1st .dxe	.dxe1 Block Data
	152-159	8-15 of the address field of the 1st data block in 1st .dxe	
	160-167	16-23 of the address field of the 1st data block in 1st .dxe	
	168-175	MSB of the address field of the 1st data block in 1st .dxe	
	176-183	LSB of the byte count of the 1st data block in 1st .dxe	
	184-191	8-15 of the byte count of the 1st data block in 1st .dxe	
	192-199	16-23 of the byte count of the 1st data block in 1st .dxe	
	200-207	MSB of the byte count of the 1st data block in 1st .dxe	
	208-215	LSB of the flag word of the 1st block in 1st .dxe	
	216-223	MSB of the flag word of the 1st block in 1st .dxe	

Block Data	224-231	Byte 3 of the 1st block of 1st .dxe	.dxe1 Block Data (Cont'd)
	232-239	Byte 2 of the 1st block of 1st .dxe	
	240-247	Byte 1 of the 1st block of 1st .dxe	
	248-255	Byte 0 of the 1st block of 1st .dxe	
	256-263	Byte 7 of the 1st block of 1st .dxe	
	...	And so on ...	

Blackfin Processor Booting

10-Byte Block Header	...	LSB of the address field of the nth data block in 1st .dxe	.dxe1 Block Data (Cont'd)
	...	8–15 of the address field of the nth data block in 1st .dxe	
	...	16–23 of the address field of the nth data block in 1st .dxe	
	...	MSB of the address field of the nth data block in 1st .dxe	
	...	LSB of the byte count of the nth data block in 1st .dxe	
	...	8–15 of the byte count of the nth data block in 1st .dxe	
	...	16–23 of the byte count of the nth data block in 1st .dxe	
	...	MSB of the byte count of the nth data block in 1st .dxe	
	...	LSB of the flag word of the nth block in 1st .dxe	
	...	MSB of the flag word of the nth block in 1st .dxe	

Block Data	...	And so ondxe1 Block Data (Cont'd)
	...	Byte 1 of the nth block of 1st .dxe	
	...	Byte 0 of the nth block of 1st .dxe	

..	LSB of the address field of 2nd .dxe count block (no care)	10-Byte .dxe2 Header
..	8–15 of the address field of 2nd .dxe count block (no care)	
..	And so on...	

ADSP-BF561/BF566 Processor Initialization Blocks

The initialization block or a second-stage loader utility must be used to initialize the SDRAM memory of the ADSP-BF561/BF566 processor before any instructions or data are loaded into it.

The initialization blocks are identified by a bit in the flag word of the 10-byte block header. When the boot ROM encounters the initialization blocks in the boot stream, it loads the blocks and executes them immediately. The initialization blocks must save and restore registers and return to the boot ROM, so the boot ROM can load the rest of the blocks. For more details, see

[“ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Blocks, Block Headers, and Flags” on page 2-33.](#)

Both the initialization block and second-stage loader utility can be used to force the boot ROM to load a specific .dxe file from the external memory device if the boot ROM stores multiple executable files. The initialization block can manipulate the R0 or R3 register, which the boot ROM uses as the external memory pointers for flash/PROM or SPI memory boot, respectively.

After the processor returns from the execution of the initialization blocks, the boot ROM continues to load blocks from the location specified in the R0 or R3 register, which can be any .dxe file in the boot stream. This option requires the starting locations of specific executables within external memory. The R0 or R3 register must point to the 10-byte count header, as illustrated in [“ADSP-BF53x and ADSP-BF561/BF566 Multi-Application \(Multi-DXE\) Management” on page 2-51.](#)

ADSP-BF561/BF566 Dual-Core Application Management

A typical ADSP-BF561/BF566 dual-core application is separated into two executable files; one for each core. The default linker description (.ldf) file for the ADSP-BF561/BF566 processor creates two separate executable files (p0.dxe and p1.dxe) and some shared memory files (sm12.sm and sm13.sm). By modifying the LDF, it is possible to create a dual-core application that combines both cores into a single .dxe file. This is not recommended unless the application is a simple assembly language program which does not link any C run-time libraries. When using shared memory and/or C run-time routines on both cores, it is best to generate a separate .dxe file for each core. The loader utility combines the contents of the shared memory files (sm12.sm, sm13.sm) only into the boot stream generated from the .dxe file for core A (p0.dxe).

The boot ROM only loads one single executable before the ROM jumps to the start of core A instruction SRAM (0xFFA0 0000). When two .dxe files are loaded, a second-stage loader is used. The second-stage boot loader must start at 0xFFA0 0000. The boot ROM loads and executes the second-stage loader. A default second-stage loader is provided for each boot mode and can be customized by the user.


Unlike the initialization blocks, the second-stage loader takes full control over the boot process and never returns to the boot ROM.

The second-stage loader can use the .dxe byte count blocks to find specific .dxe files in external memory if a loader file includes the codes and data from a number of .dxe files.



The default second-stage loader uses the last 1024 bytes of L2 memory. The area must be reserved during booting but can be reallocated at runtime.

ADSP-BF53x and ADSP-BF561/BF566 Multi-Application (Multi-DXE) Management

 This section does not apply to ADSP-BF535 processors.

This section describes how to boot more than one .dxe file into an ADSP-BF531/BF532/BF533/BF534/ BF536/BF537/BF538/BF539 and ADSP-BF561/BF566 processor. The information presented in this section applies to all of the named processors. For additional information on the ADSP-BF561/BF566 processor, refer to [“ADSP-BF561/BF566 Dual-Core Application Management” on page 2-50.](#)

The ADSP-BF531/BF532/BF533/BF534/ BF536/BF537/BF538/BF539 and ADSP-BF561/BF566 loader file structure and the silicon revision of 0.1 and higher allow the booting of multiple .dxe files into a single processor from external memory. As illustrated in [Figure 2-32](#), each executable file is preceded by a 4-byte count header, which is the number of bytes within the executable, including headers. This information can be used to boot a specific .dxe file into the processor. The 4-byte .dxe count block is encapsulated within a 10-byte header to be compatible with the silicon revision 0.0. [For more information, see “ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/ BF539 Blocks, Block Headers, and Flags” on page 2-33.](#)

Booting multiple executables can be accomplished by one of the following methods.

- Use the second-stage loader switch, `-l userkernel.dxe`. This option allows the use of your own second-stage loader.

After the second-stage loader gets booted into internal memory via

Blackfin Processor Booting




Figure 2-32. ADSP-BF531/BF32/BF33/BF534/ BF536/BF537/BF538/ BF539/BF561/BF566: Multi-Application Booting Stream

the on-chip boot ROM, it has full control over the boot process. Now the second-stage loader can use the .dxe byte counts to boot in one or more .dxe files from external memory.

- Use the initialization block switch, “[-init filename.dxe](#)”, where *filename.dxe* is the name of the executable file containing the initialization code. This option allows you to change the external memory pointer and boot a specific .dxe file via the on-chip boot ROM.

A sample initialization code is included in [Listing 2-2](#). The R0 and

R3 registers are used as external memory pointers by the on-chip boot ROM. The R0 register is for flash/PROM boot, and R3 is for SPI memory boot. Within the initialization block code, change the value of R0 or R3 to point to the external memory location at which the specific application code starts. After the processor returns from the initialization block code to the on-chip boot ROM, the on-chip boot ROM continues to boot in bytes from the location specified in the R0 or R3 register.

Listing 2-2. Initialization Block Code Example for Multiple .dxs Boot

```
#include <defBF532.h>
.SECTION program;
/*****Pre-Init Section*****/
    [--SP] = ASTAT;
    [--SP] = RETS;
    [--SP] = (r7:0);
    [--SP] = (p5:0);
    [--SP] = I0; [--SP] = I1; [--SP] = I2; [--SP] = I3;
    [--SP] = B0; [--SP] = B1; [--SP] = B2; [--SP] = B3;
    [--SP] = M0; [--SP] = M1; [--SP] = M2; [--SP] = M3;
    [--SP] = L0; [--SP] = L1; [--SP] = L2; [--SP] = L3;
/*****
/*****Init Code Section*****/
R0.H = High Address of DXE Location (R0 for flash/PROM boot,
                                     R3 for SPI boot)
R0.L = Low Address of DXE Location. (R0 for flash/PROM boot,
                                     R3 for SPI boot)
*****/
/*****Post-Init Section*****/
    L3 = [SP++]; L2 = [SP++]; L1 = [SP++]; L0 = [SP++];
    M3 = [SP++]; M2 = [SP++]; M1 = [SP++]; M0 = [SP++];
    B3 = [SP++]; B2 = [SP++]; B1 = [SP++]; B0 = [SP++];
    I3 = [SP++]; I2 = [SP++]; I1 = [SP++]; I0 = [SP++];
```

Blackfin Processor Booting

```
(p5:0) = [SP++];  
/* MAKE SURE NOT TO RESTORE  
R0 for flash/PROM Boot, R3 for SPI Boot */  
(r7:0) = [SP++];  
RETS = [SP++];  
ASTAT = [SP++];  
/*****  
RTS;
```

ADSP-BF561/BF566 Processor Memory Ranges

The on-chip boot ROM of the ADSP-BF561/BF566 processor can load a full application to the various memories of both cores. Booting is allowed to the following memory ranges. The boot ROM clears these memory ranges before booting in a new application.

- Core A
 - ✓ L1 instruction SRAM (0xFFA0 0000 – 0xFFA0 3FFF)
 - ✓ L1 instruction cache/SRAM (0xFFA1 0000 – 0xFFA1 3FFF)
 - ✓ L1 data bank A SRAM (0xFF80 0000 – 0xFF80 3FFF)
 - ✓ L1 data bank A cache/SRAM (0xFF80 4000 – 0xFF80 7FFF)
 - ✓ L1 data bank B SRAM (0xFF90 0000 – 0xFF90 3FFF)
 - ✓ L1 data bank B cache/SRAM (0xFF90 4000 – 0xFF90 7FFF)

- Core B
 - ✓ L1 instruction SRAM (0xFF60 0000 – 0xFF6 03FFF)
 - ✓ L1 instruction cache/SRAM (0xFF61 0000 – 0xFF61 3FFF)
 - ✓ L1 data bank A SRAM (0xFF40 0000 – 0xFF40 3FFF)
 - ✓ L1 data bank A cache/SRAM (0xFF40 4000 – 0xFF40 7FFF)
 - ✓ L1 data bank B SRAM (0xFF50 0000 – 0xFF50 3FFF)
 - ✓ L1 data bank B cache/SRAM (0xFF50 4000 – 0xFF50 7FFF)
- 128K of shared L2 memory (FEB0 0000 – FEB1 FFFF)
- Four banks of configurable synchronous DRAM (0x0000 0000 – (up to) 0x1FFF FFFF)



The boot ROM does not support booting to core A scratch memory (0xFFB0 0000 – 0xFFB0 0FFF) and to core B scratch memory (0xFF70 0000–0xFF70 0FFF). Data that needs to be initialized prior to runtime should not be placed in scratch memory.

ADSP-BF531/BF532/BF533/BF534/BF536/BF537 Processor Compression Support

The loader utility for ADSP-BF531/BF532/BF533/BF534/BF536/BF537 processors offers a loader file (boot stream) compression mechanism known as zLib. The zLib compression is supported by a third party dynamic link library, `zLib1.dll`. Additional information about the library can be obtained from the <http://www.zlib.net> Web site.

The `zLib1.dll` dynamic link library is included in VisualDSP++. The library functions perform the boot stream compression and decompression procedures when the appropriate options are selected for the loader utility. The initialization executable files with built-in decompression mechanism

Blackfin Processor Booting

must perform the decompression on a compressed boot stream in a boot process. The default initialization executable files with decompression functions are included in VisualDSP++.

The loader `-compression` switch directs the loader utility to perform the boot stream compression from the command line. VisualDSP++ also offers a dedicated loader property page (see [Figure 2-39](#)) to manage the compression from the IDDE.

The loader utility takes two steps to compress a boot stream. First, the utility generates the boot stream in the conventional way (builds data blocks), then applies the compression to the boot stream. The decompression initialization is the reversed process: the loader utility decompresses the compressed stream first, then loads code and data into memory segments in the conventional way.

The loader utility compresses the boot stream on the `.dxe-by-.dxe` basis. For each input `.dxe` file, the utility compresses the code and data together, including all code and data from any associated overlay (`.ov1`) and shared memory (`.sm`) files.

Compressed Streams

[Figure 2-33](#) illustrates the basic structure of a loader file with compressed streams.

The initialization code is on the top of the loader file. The initialization code is loaded into the processor first and is executed first when a boot process starts. Once the initialization code is executed, the rest of the stream is brought into the processor. The initialization code calls the decompression routine to perform the decompression operation on the stream, and then loads the decompressed stream into the processor's memory in the same manner a conventional boot kernel does when it encounters a compressed stream. Finally, the loader utility loads the uncompressed boot stream in the conventional way.

INITIALIZATION CODE (KERNEL WITH DECOMPRESSION ENGINE)
1ST .dxe COMPRESSED STREAM
1ST .dxe UNCOMPRESSED STREAM
2ND .dxe COMPRESSED STREAM
2ND .dxe UNCOMPRESSED STREAM
...
...

Figure 2-33. Loader File with Compressed Streams

The [Figure 2-34](#) illustrates the structure of a compressed block.

COMPRESSED BLOCK HEADER
COMPRESSED STREAM

Figure 2-34. Compressed Block

Compressed Block Headers

A compressed stream always has a header, followed by the payload compressed stream. [Figure 2-35](#) shows the structure of a compressed block header.

16 BITS: PADDED BYTE COUNT OF COMPRESSED STREAM	16 BITS: SIZE OF USED COMPRESSION WINDOW
32 BITS: TOTAL BYTE COUNT OF THE COMPRESSED STREAM INCLUDING PADDED BYTES	
16 BITS: COMPRESSED BLOCK FLAG WORD	

Figure 2-35. Compressed Block Header

Blackfin Processor Booting

The first 16 bits of the compressed block header hold the padded byte count of the compressed stream. The loader utility always pads the byte count if the resulting compressed stream from the loader compression engine is an odd number. The loader utility rounds up the byte count of the compressed stream to be a next higher even number. This 16-bit value is either 0x0000 or 0x0001.

The second 16 bits of the compressed block header hold the size of the compression window, used by the loader compression engine. The value range is 8–15 bits, with the default value of 9 bits. The compression window size specifies to the compression engine a number of bytes taken from the window during the compression. The window size is the 2's exponential value.

As mentioned before, the compression/decompression mechanism for Blackfin processors utilizes the open-source lossless data-compression library zLib1. The zLib1 deflate algorithm, in turn, is a combination of a variation of Huffman coding and LZ77 compression algorithms.

LZ77 compression works by finding sequences of data that are repeated within a sliding window. As expected, with a larger sliding window, the compression algorithm is able to find more repeating sequences of data, resulting in higher compression ratios. However, technical limitations of the zLib1 decompression algorithm dictate that the window size of the decompressor must be the same as the window size of the compressor. For a more detailed technical explanation of the compression/decompression implementation on a Blackfin processor, refer to the `readme.txt` file in `...\Blackfin\ldr\zlib\src` subdirectory of the VisualDSP++ 4.5 installation directory.

In the Blackfin implementation, the decompressor is part of the decompression initialization files (see [“Decompression Initialization Files”](#) on [page 2-60](#)). These files are built with a default decompressor window size of 9 bits (512 bytes). Thus, if the user chooses a non-default sliding window size for the compressor by sliding the **Compression Window Size** slider bar in the **Compression** tab (under **Load** in the **Project Options**

dialog box), then the decompressor must be re-built with the newly chosen window size. For details on re-building of the decompressor init project, refer to the `readme.txt` file located in `...\Blackfin\ldr\zlib\src` subdirectory of the VisualDSP++ 4.5 installation directory.

While it is true that a larger compression window size results in better compression ratios, the user must note that there are counter factors that decrease the overall effective compression ratios with increasing window sizes for Blackfin's implementation of zlib. This is because of the limited memory resources on an embedded target, such as a Blackfin processor. For more information, refer to the `readme.txt` file in `...\Blackfin\ldr\zlib\src` subdirectory of the VisualDSP++ 4.5 installation directory.

The last 16 bits of the compressed header is the flag word. The only valid compression flag assignments are shown in [Figure 2-36](#).




Figure 2-36. Flag Word of Compressed Block Header

Uncompressed Streams

Following the compressed streams (see [Figure 2-33](#)), the loader file includes the uncompressed streams. The uncompressed streams include application codes, conflicted with the code in the initialization blocks in the processor's memory spaces, and a final block. The uncompressed stream includes only a final block if there is no conflicted code. The final block can have a zero byte count. The final block indicates the end of the application to the initialization code.

Booting Compressed Streams

The [Figure 2-37](#) shows the booting sequence of a loader file with compressed streams. The loader file is pre-stored in the flash memory.

1. The boot ROM is pointing to the start of the flash memory. The boot ROM reads the initialization code header and boots the initialization code.
2. The boot ROM jumps to and starts executing the initialization code.
3. (A) The initialization code scans the header for any compressed streams (see the compression flag structure in [Figure 2-36](#)). The code decompresses the streams to the decompression window (in parts) and runs the initialization kernel on the decompressed data.

(B) The initialization kernel boots the data into various memories just as the boot ROM kernel does.
4. The initialization code sets the boot ROM to boot the uncompressed blocks and the final block (FINAL flag is set in the block header's flag word). The boot ROM boots the final payload, overwriting any areas used by the initialization code. Because the final flag is set in the header, the boot ROM jumps to `EVT1` (`0xffa00000`) to start application code execution.

Decompression Initialization Files

As stated before, a decompression initialization `.dxe` file must be used when building a loader file with compressed streams. The decompression initialization `.dxe` file has a built-in decompression engine to decompress the compressed streams from the loader file.

The decompression initialization file can be specified from the loader property page or from the loader command line via the `-init filename.dxe` switch. VisualDSP++ includes the default decompression initialization





Figure 2-37. ADSP-BF531/BF532/BF533/BF534/BF536/BF537 Compressed Stream: Booting Sequence

files, which the loader utility uses if no other initialization file is specified. The default decompression initialization file is stored in the `...Blackfin\ldr\zlib` subdirectory of the installation directory. The default decompression initialization file is built for the compression window size of 9 bits.

To use a different compression window size, build your own decompression initialization file. For details, refer to the `readme.txt` file located in `...Blackfin\ldr\zlib\src` subdirectory of the VisualDSP++ 4.5 installation directory. The size can be changed through the loader property page or `-compressWS #` command-line switch. The valid range for the window size is [8, 15] bits.

Blackfin Processor Loader Guide

Loader utility operations depend on the options, which control how the utility processes executable files. You select features such as boot modes, boot kernels, and output file formats via the options. The options are specified on the loader utility's command line or via the **Load** page of the **Project Options** dialog box in the VisualDSP++ environment. The **Load** page consists of multiple panes. When you open the **Load** page, the default loader settings for the selected processor are set already.

 Option settings on the **Load** page correspond to switches displayed on the command line.

These sections describe how to produce a bootable or non-bootable loader file:

- [“Using Blackfin Loader Command Line” on page 2-62](#)
- [“Using Base Loader” on page 2-73](#)
- [“Using Second-Stage Loader” on page 2-77](#)
- [“Using ROM Splitter” on page 2-79](#)

Using Blackfin Loader Command Line

The ADSP-BF5xx Blackfin loader utility uses the following command-line syntax.

For a single input file:

```
elfloader inputfile -proc processor [-switch ...]
```

For multiple input files:

```
elfloader inputfile1 inputfile2 ... -proc processor [-switch ...]
```

where:

- *inputfile*—Name of the executable (.dxe) file to be processed into a single boot-loadable or non-bootable file. An input file name can include the drive and directory. For multiprocessor or multi-input systems, specify multiple input .dxe files. Put the input file names in the order in which you want the loader utility to process the files. Enclose long file names within straight quotes, “long file name”.
- *-proc processor*—Part number of the processor (for example, *-proc ADSP-BF531*) for which the loadable file is built. Provide a processor part number for every input .dxe if designing multiprocessor systems.
- *-switch ...*—One or more optional switches to process. Switches select operations and modes for the loader utility.



Command-line switches may be placed on the command line in any order, except the order of input files for a multi-input system. For a multi-input system, the loader utility processes the input files in the order presented on the command line.

File Searches

File searches are important in loader processing. The loader utility supports relative and absolute directory names, default directories, and user-selected directories for file search paths. File searches occur as described [on page 1-16](#).

File Extensions

Some loader switches take a file name as an optional parameter. [Table 2-9](#) lists the expected file types, names, and extensions.

Table 2-9. File Extensions




Extension	File Description
.dxe	Loader input files, boot kernel files, and initialization files
.ldr	Loader output file
.knl	Loader output files containing kernel code only when two output files are selected

In some cases the loader utility expects the overlay input files with the file extension of `.ovl`, shared memory input files with the extension of `.sm`, or both, but does not expect those files to appear on a command line or on the **Load** property page. The loader utility finds these files in the directory of the associated `.dxe` files, in the current working directory, or in the directory specified in the `.ldr` file.

Blackfin Loader Command-Line Switches




A summary of the Blackfin loader command-line switches appears in [Table 2-10](#).

Table 2-10. Blackfin Loader Command-Line Switch Summary

Switch	Description
-b prom, -b flash, -b spi, -b spislave, -b UART, -b TWI, -b FIFO	<p>The -b {pro flash spi spislave UART TWI FIFO} switch specifies the boot mode and directs the loader utility to prepare a boot-loadable file for the specified boot mode. Valid boot modes include PROM, flash, SPI, SPI slave, UART, TWI, and FIFO.</p> <p> SPI slave, UART, and TWI boot modes are for the ADSP-BF531/BF532/BF533/BF534, ADSP-BF536/BF537 and ADSP-BF538/BF539 processors. FIFO boot mode is for the ADSP-BF534/BF536 and ADSP-BF537 processors, silicon revision 0.4 or newer only.</p> <p>If -b does not appear on the command line, the default is -b flash.</p>
-baudrate #	<p>The -baudrate # switch accepts a baud rate for SPI booting only. Valid baud rates and corresponding values (#) are:</p> <ul style="list-style-type: none"> • 500K – 500 kHz, the default value • 1M – 1 MHz • 2M – 2 MHz <p>Boot kernel loading supports an SPI baud rate up to 2 MHz.</p> <p> This switch can be applied to ADSP-BF535 processors only.</p>
-compression	<p>The -compression switch directs the loader utility to compress the boot stream (see “ADSP-BF531/BF532/BF533/BF534/BF536/BF537 Processor Compression Support” on page 2-55). Either a default or user initialization .dxe file with decompression code must be provided for -compression.</p> <p> This switch is for PROM/flash boot modes only and does not apply to ADSP-BF535, ADSP-BF538, ADSP-BF539, or ADSP-BF561/566 processors.</p>




Blackfin Processor Loader Guide

Table 2-10. Blackfin Loader Command-Line Switch Summary (Cont'd)

Switch	Description
-compressWS #	<p>The <code>-compressWS #</code> switch specifies a compression window size in bytes. The number is a 2's exponential value to be used by the compression engine. The valid values are [8, 15] bits, with the default of 9 bits.</p> <p> This switch is for PROM/flash boot modes only and does not apply to ADSP-BF535, ADSP-BF538, ADSP-BF539, or ADSP-BF561/566 processors.</p>
-enc dll_filename	<p>The <code>-enc dll_filename</code> switch encrypts the data stream from the application input <code>.dxe</code> files with the encryption algorithms in the dynamic library file <code>dll_filename</code>. If the <code>dll_filename</code> parameter does not appear on the command line, the encryption algorithm from the default ADI's file is used.</p>
-f hex, -f ASCII, -f binary, -f include	<p>The <code>-f {hex ASCII binary include}</code> switch specifies the format of a boot-loadable file (Intel hex-32, ASCII, binary, include). If the <code>-f</code> switch does not appear on the command line, the default boot mode format is hex for flash/PROM and ASCII for SPI, SPI slave, UART, and TWI.</p>
-ghc #	<p>The <code>-ghc #</code> switch specifies a 4-bit value (global header cookie) for bits 31–28 of the global header (see Table 2-7 on page 2-44).</p> <p> This switch can be applied to ADSP-BF561/BF566 processors only.</p>
-h or -help	<p>The <code>-h[elp]</code> switch invokes the command-line help, outputs a list of command-line switches to standard output, and exits. By default, the <code>-h</code> switch alone provides help for the loader driver. To obtain a help screen for your target Blackfin processor, add the <code>-proc</code> switch to the command line. For example: type <code>elfloader -proc ADSP-BF535 -h</code> to obtain help for the ADSP-BF535 processor.</p>
-HoldTime #	<p>The <code>-HoldTime #</code> switch allows the loader utility to specify a number of hold time cycles for PROM/flash boot. The valid values (<code>#</code>) are from 0 through 3. The default value is 3.</p> <p> This switch can be applied to ADSP-BF535 processors only.</p>



Loader/Splitter for Blackfin Processors

Table 2-10. Blackfin Loader Command-Line Switch Summary (Cont'd)

Switch	Description
<code>-init filename.dxe</code>	<p>The <code>-init filename.dxe</code> switch directs the loader utility to include the initialization code from the named file. The loader utility places the code from the initialization sections of the specified <code>.dxe</code> file in the boot stream. The kernel loads the code and then calls it. It is the responsibility of the code to save/restore state/registers and then perform an RTS back to the kernel.</p> <p> This switch cannot be applied to ADSP-BF535 processors.</p>
<code>-kb prom, -kb flash, -kb spi, -kb spislave, -kb UART, -kb TWI, -kb FIFO</code>	<p>The <code>-kb {prom flash spi spislave UART TWI FIFO}</code> switch specifies the boot mode (PROM, flash, SPI, SPI slave, UART, TWI, or FIFO) for the boot kernel output file if you generate two output files from the loader utility: one for the boot kernel and another for user application code.</p> <p>The <code>spislave</code>, <code>UART</code>, and <code>TWI</code> parameters are applicable to the ADSP-BF531/BF532/ BF533/BF534/BF536/BF537/BF538 and ADSP-BF539 processors only. The <code>FIFO</code> parameter is applicable to the ADSP-BF534/BF536/BF537 processors, silicon revision 0.4 or newer.</p> <p> The <code>-kb</code> switch must be used in conjunction with the <code>-o2</code> switch.</p> <p>If the <code>-kb</code> switch is absent from the command line, the loader utility generates the file for the boot kernel in the same boot mode as used to output the user application program.</p>
<code>-kf hex, -kf ascii, -kf binary, -kf include</code>	<p>The <code>-kf {hex ascii binary include}</code> switch specifies the output file format (hex, ASCII, binary, or include) for the boot kernel if you output two files from the loader utility: one for the boot kernel and one for user application code.</p> <p> The <code>-kf</code> switch must be used in conjunction with the <code>-o2</code> switch.</p> <p>If the <code>-kf</code> switch is absent from the command line, the loader utility generates the file for the boot kernel in the same format as for the user application program.</p>



Blackfin Processor Loader Guide

Table 2-10. Blackfin Loader Command-Line Switch Summary (Cont'd)

Switch	Description
<code>-kenc dll_filename</code>	The <code>-kenc dll_filename</code> switch specifies the user encryption dynamic library file for the encryption of the data stream from the kernel file. If the filename parameter does not appear on the command line, the encryption algorithm from the default ADI's file is used.
<code>-kp #</code>	The <code>-kp #</code> switch specifies a hex PROM/flash output start address for the kernel code. A valid value is between 0x0 and 0xFFFFFFFF. The specified value is ignored when no kernel or/and initialization code is included in the loader file.
<code>-kWidth #</code>	<p>The <code>-kWidth #</code> switch specifies the width of the boot kernel output file when there are two output files: one for the boot kernel and one for user application code.</p> <p>Valid values are:</p> <ul style="list-style-type: none"> • 8 or 16 for PROM or flash boot kernel • 16 for FIFO boot kernel • 8 for SPI and other boot kernels <p>If this switch is absent from the command line, the default file width is:</p> <ul style="list-style-type: none"> • the <code>-width</code> parameter for PROM/flash boot mode • 16 for FIFO boot mode • 8 when booting from SPI and other boot modes <p> The <code>-kWidth #</code> switch must be used in conjunction with the <code>-o2</code> switch.</p>
<code>-l userkernel.dxe</code>	<p>The <code>-l userkernel.dxe</code> switch specifies the user boot kernel file. The loader utilizes the user-specified kernel and ignores the default boot kernel if there is one.</p> <p> Currently, only ADSP-BF535 processors have default kernels.</p>
<code>-M</code>	The <code>-M</code> switch generates make dependencies only, no output file is generated.





Loader/Splitter for Blackfin Processors

Table 2-10. Blackfin Loader Command-Line Switch Summary (Cont'd)

Switch	Description
-maskaddr #	<p>The -maskaddr # switch masks all EPROM address bits above or equal to #. For example, -maskaddr 29 (default) masks all the bits above and including A29 (ANDed by 0x1FFF FFFF). For example, 0x2000 0000 becomes 0x0000 0000. The valid #s are integers 0 through 32, but based on your specific input file, the value can be within a subset of [0, 32].</p> <p> The -maskaddr # switch requires -romsplitter and affects the ROM section address only.</p>
-MaxBlockSize #	The -MaxBlockSize # switch specifies the maximum block byte count, which must be a multiple of 16.
-MaxZeroFillBlockSize #	The -MaxZeroFillBlockSize # switch specifies the maximum block byte count for zero-filled blocks. The valid values are from 0x0 to 0xFFFFFFFF0, and the default value matches -MaxBlockSize #.
-MM	The -MM switch generates make dependencies while producing the output files.
-Mo filename	The -Mo filename switch writes make dependencies to the named file. Use the -Mo switch with either -M or -MM. If -Mo is not present, the default is a <stdout> display.
-Mt filename	The -Mt filename switch specifies the make dependencies target output file. Use the -Mt switch with either -M or -MM. If -Mt is not present, the default is the name of the input file with an .ldr extension.
-no2kernel	<p>The -no2kernel switch produces the output file without the boot kernel but uses the boot-strap code from the internal boot ROM. The boot stream generated by the loader utility is different from the one generated by the boot kernel.</p> <p> The switch can be applied to ADSP-BF535 processors only.</p>
-o filename	The -o filename switch directs the loader utility to use the specified file as the name of the loader utility's output file. If the filename is absent, the default name is the root name of the input file with an .ldr extension.


Blackfin Processor Loader Guide

Table 2-10. Blackfin Loader Command-Line Switch Summary (Cont'd)

Switch	Description
-o2	<p>The <code>-o2</code> switch produces two output files: one for the init block (if present) and boot kernel and one for user application code. To have a different format, boot mode, or output width from the application code output file, use the <code>-kb -kf -kwidth</code> switches to specify the boot mode, the boot format, and the boot width for the output kernel file, respectively.</p> <ul style="list-style-type: none">  Do not combine the <code>-o2</code> switch with <code>-nokernel</code> on ADSP-BF535 processors.  Combine <code>-o2</code> with <code>-l filename</code> and/or <code>-init filename</code> on ADSP-BF531/BF532/BF533, ADSP-BF534/BF536/BF537/BF538/BF539, ADSP-BF561/BF566 processors.
-p #	<p>The <code>-p #</code> switch specifies a hex PROM/flash output start address for the application code. A valid value is between <code>0x0</code> and <code>0xFFFFFFFF</code>. A specified value must be greater than that specified by <code>-kp</code> if both kernel and/or initialization and application code are in the same output file (a single output file).</p>
-pFlag #	<p>The <code>-pflag #</code> switch specifies a 4-bit hex value for a strobe (programmable flag). The default value is zero (<code>0x0</code>).</p> <ul style="list-style-type: none">  The <code>-pflag #</code> switch is applicable to ADSP-BF531, ADSP-BF532/BF533/BF534, ADSP-BF536/BF537, ADSP-BF538/BF539 processors only.
-pFlag PF# -pFlag PG# -pFlag PH#	<p>The <code>-pflag PF# PG# PH#</code> switch specifies a 4-bit hex value for one of the ports: PE, PG, or PH (there is no default value).</p> <ul style="list-style-type: none">  The <code>-pflag PF# PG# PH#</code> switch is applicable to ADSP-BF531/BF532/BF533 (silicon revision 0.2 and above) and BF534/BF536/BF537 (silicon revision 0.1 and above).


Loader/Splitter for Blackfin Processors

Table 2-10. Blackfin Loader Command-Line Switch Summary (Cont'd)

Switch	Description
-proc processor	The <code>-proc processor</code> switch specifies the target processor. The <code>processor</code> can be one of the following: ADSP-BF531, ADSP-BF532, ADSP-BF533, ADSP-BF534, ADSP-BF535, ADSP-BF536, ADSP-BF537, ADSP-BF538, ADSP-BF539, ADSP-BF561, ADSP-BF566, AD6531, AD6532, AD6900, AD6901, AD6902, AD6903.
-romsplitter	The <code>-romsplitter</code> switch creates a non-bootable image only. This switch overwrites the <code>-b</code> switch and any other switch bounded by the boot mode. In the <code>.ldf</code> file, declare memory segments to be 'split' as type ROM. The splitter skips RAM segments, resulting in an empty file if all segments are declared as RAM. The <code>-romsplitter</code> switch supports hex and ASCII formats.
-ShowEncryptionMessage	The <code>-ShowEncryptionMessage</code> switch displays a message returned from the encryption function.
-si-revision # none any	The <code>-si-revision {# none any}</code> switch provides a silicon revision of the specified processor. The switch parameter represents a silicon revision of the processor specified by the <code>-proc processor</code> switch. The parameter takes one of three forms: <ul style="list-style-type: none"> The <code>none</code> value indicates that the VisualDSP++ ignores silicon errata. The <code>#</code> value indicates one or more decimal digits, followed by a point, followed by one or two decimal digits. Examples of revisions are: 0.0; 1.12; 23.1. Revision 0.1 is distinct from and "lower" than revision 0.10. The digits to the left of the point specify the chip tapeout number; the digits to the right of the point identify the metal mask revision number. The number to the right of the point cannot exceed decimal 255. The <code>any</code> value indicates that VisualDSP++ produces an output file that can be run at any silicon revision. The switch generates either a warning about any potential anomalous conditions or an error if any anomalous conditions occur. <p> In the absence of the silicon revision switch, the loader utility selects the greatest silicon revision it is aware of, if any.</p>

Blackfin Processor Loader Guide

Table 2-10. Blackfin Loader Command-Line Switch Summary (Cont'd)

Switch	Description
-v	The -v switch directs the loader utility to output verbose loader messages and status information as the loader processes files.
-waits #	<p>The -waits # switch specifies the number of wait states for external access. Valid inputs are 0 through 15. Default is 15. Wait states apply to the flash/PROM boot mode only.</p> <p> Currently is applicable to ADSP-BF535 processors only.</p>
-width #	<p>The -width # switch specifies the loader output file's width in bits. Valid values are 8 and 16, depending on the boot mode. The default value is 16 for FIFO boot mode and 8 for all other boot modes. On ADSP-BF535 processors, the switch has no effect on boot kernel code processing. The loader utility processes the kernel in 8-bit widths regardless of the output width selection.</p> <ul style="list-style-type: none">• For flash/PROM booting, the size of the output file depends on the -width # switch.• For FIFO booting, the only available width is 16.• For SPI booting, the size of the output .ldr file is the same for both -width 8 and -width 16. The only difference is the header information.

Using Base Loader

After selecting a **Loader** file as the target type on the **Project** page in VisualDSP++ **Project Options** dialog box, modify the default load settings.




Figure 2-38. Loader File Options Page for Blackfin Processors

The **Load** control in the **Project Options** tree control consists of multiple pages. When you open the **Load: Options** page (also called loader property page), view the default load settings for the selected processor. As an example, [Figure 2-38](#) shows the ADSP-BF535 processor’s default load settings for PROM booting. The dialog box options are equivalent to command-line switches. Refer to [“Blackfin Loader Command-Line Switches”](#) on page 2-65 for more information about the switches.

Blackfin Processor Loader Guide

Using the page controls, select or modify the load settings. [Table 2-11](#) describes each load control and corresponding setting. When satisfied with the settings, click **OK** to complete the load setup.

Table 2-11. Base Load Page Settings

Setting	Description
Load	<p>Selections for the loader utility. The options are:</p> <ul style="list-style-type: none">• Options – default booting options (this section)• Compression – specification for zLib compression; applies to ADSP-BF531/BF532/BF533/BF534, ADSP-BF536, and ADSP-BF537 processors (see on page 2-55)• Kernel – specification for a second-stage loader (see on page 2-77)• Splitter – specification for the no-boot mode (see on page 2-79) <p>If you do not use the boot kernel for ADSP-BF535 processors, the Kernel page appears with all kernel option fields grayed out. The loader utility does not search for the boot kernel if you boot from the on-chip ROM by setting the <code>-no2kernel</code> command-line switch as described on page 2-69.</p> <p>For ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539/BF561/BF566, AD6531/AD6532/6900/6901/6902/6903 processors, which do not have software boot kernels by default, select the boot kernel to use one.</p>
Boot mode	Specifies flash/PROM, SPI, SPI slave, UART, or TWI as a boot source.
Boot format	Specifies Intel hex, ASCII, include, or binary format.
Output width	Specifies 8 or 16 bits. If <code>BMODE = 01</code> or <code>001</code> and flash/PROM is 16-bit wide, the 16-bit option must be selected.
Start address	Specifies a PROM/flash output start address in hex format for the application code.
Verbose	Generates status information as the loader utility processes the files.

Loader/Splitter for Blackfin Processors

Table 2-11. Base Load Page Settings (Cont'd)

Setting	Description
Wait state	Specifies the number of wait states for external access (0–15). The selection is active for ADSP-BF535 processors. For ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539/BF561/BF566 processors, the field is grayed out.
Hold time	Specifies the number of the hold time cycles for PROM/flash boot (0–3). The selection is active for ADSP-BF535 processors. For ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539/BF561/BF566 processors, the field is grayed out.
Baud rate	Specifies a baud rate for SPI booting (500 kHz, 1 MHz, and 2 MHz). The selection is active for ADSP-BF535 processors. For ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539/BF561/BF566 processors, the field is grayed out.
Programmable flag	Selects a programmable flag number (from 0 to 15) as strobe. This box is active if SPI Slave is selected for ADSP-BF531/BF532/BF533/BF534/BF536/BF537/ BF538/BF539 processors.
Initialization file	Directs the loader utility to include the initialization file (Init code). The Initialization file selection is active for ADSP-BF531/BF532/BF533, and ADSP-BF561 processors. For ADSP-BF535 processors, the field is grayed out.
Kernel file	Specifies the boot kernel file. Can be used to override the default boot kernel if there is one by default, as on ADSP-BF535 processors.
Output file	Names the loader utility's output file.
Additional options	Specifies additional loader switches. You can specify additional input files for a multi-input system. Type the file names with the paths (they are not in the current working directory) separated with a space between two names, and the loader utility will retrieve these input files. Note: The loader utility processes the input files in the order in which the files appear on the command line generated from the property page.

Using Compression

If you develop an ADSP-BF531/BF532/BF533/BF534, ADSP-BF536, or ADSP-BF537 processor based application, you can select **Compression** under **Load** in the **Project Options** tree control to set parameters for zLib compression.

To enable compression, select **Enable compression**. You can select the **Compression window size** ($\sim 2^{**N}$) and **Retain kernel after boot** options. The dialog box options are equivalent to command-line switches. See “ADSP-BF531/BF532/BF533/BF534/BF536/BF537 Processor Compression Support” on page 2-55 for more information.




Figure 2-39. Load Compression Page for Blackfin Processors

Using Second-Stage Loader

If you use a second-stage loader, select **Kernel** under **Load** in the **Project Options** tree control. The page shows the default settings for a loader file that includes a second-stage loader.

Figure 2-40 shows a sample **Kernel** page with options set for a ADSP-BF535 Blackfin processor.




Figure 2-40. Second-Stage Load Page for ADSP-BF535 Processors

Blackfin Processor Loader Guide

To create a loader file which includes a second-stage loader:

1. Select **Options** (under **Load**) to set up base load options (see “Using Base Loader” on page 2-73).
2. Select **Kernel** (under **Load**) to set up the second-stage loader options (Figure 2-40).
3. On the **Kernel** page, select **Use boot kernel**.
4. In **Kernel file**, enter the name of the second-stage loader file (.dxe).

The **Use default kernel** option is available for ADSP-BF535 and grayed out for ADSP-BF531/BF532/BF533/BF534/BF536/BF537/BF538/BF539/BF561/BF566 processors. In case of an ADSP-BF535 processor, choose between the default or user second-stage loader file. The following default second-stage loaders are currently available for the ADSP-BF535 processor.

Boot Mode	Second -Stage Loader File
8-bit flash/PROM	535_prom8.dxe
16-bit flash/PROM	535_prom16.dxe
SPI	535_spi.dxe



- For ADSP-BF531/BF532/BF533/BF534/ BF536/BF537/BF538 /BF539/BF561/BF566 processors, no second-stage loaders are required; hence, no default kernel files are provided. You can supply your own second-stage loader file if so desired (steps 3, 4).
5. To produce two output files, select the **Output kernel in separate file** check box. This option allows to boot the second-stage loader with an initialization code (if any) from one source and the application code from another source. You can specify the kernel output file options, such as the **Boot Mode** (source), **Boot Format**, and **Output Width**.

6. Select **Change hex output kernel code start address** to specify the **Start address (Intel hex format)** for the second-stage loader code. This option allows you to place the second-stage loader file at a specific location within the flash/PROM.
7. Click **OK** to complete the loader setup.

Using ROM Splitter

Unlike the loader utility, the splitter does not format the application data when transforming a `.dxe` file to an `.ldr` file. It emits raw data only. Whether data and/or instruction segments are processed by the loader or by the splitter utility depends upon the LDF's `TYPE()` command. Segments declared with `TYPE(RAM)` are consumed by the loader utility, and segments declared by `TYPE(ROM)` are consumed by the splitter.

Figure 2-41 shows a sample **Load: Splitter** page with ROM splitter options. With the **Enable ROM splitter** box unchecked, only `TYPE(RAM)` segments are processed and all `TYPE(ROM)` segments are ignored by the loader utility. If the box is checked, `TYPE(RAM)` segments are ignored, and `TYPE(ROM)` segments are processed by the splitter utility.

The **Mask Address** field masks all EPROM address bits above or equal to the number specified. For example, **Mask Address** = 29 (default) masks all bits above and including A29 (ANDed by `0x1FFF FFFF`). Thus, `0x2000 0000` becomes `0x0000 0000`. The valid numbers are integers 0 through 32 but, based on your specific input file, the value can be within a subset of `[0, 32]`.

ADSP-BF535 and ADSP-BF531/BF532/BF533/BF534/ BF536/BF537/BF538/BF539 Processor No-Boot Mode

The hardware settings of `BMODE = 000` for ADSP-BF535 processors or `BMODE = 00` for ADSP-BF531, ADSP-BF532, and ADSP-BF533 processors select the no-boot option. In this mode of operation, the on-chip boot kernel is bypassed after reset, and the processor starts fetching and




Figure 2-41. ROM Splitter Options Page for Blackfin Processors

executing instructions from address `0x2000 0000` in the asynchronous memory bank 0. The processor assumes 16-bit memory with valid instructions at that location.

To create a proper `.ldr` file that can be burned into either a parallel flash or EPROM device, you must modify the standard LDF file in order for the reset vector to be located accordingly. The following code fragments ([Listing 2-3](#) and [Listing 2-4](#)) illustrate the required modifications in case of an ADSP-BF533 processor.

Listing 2-3. Section Assignment (LDF File) Example

```
MEMORY
{
    /* Off-chip Instruction ROM in Async Bank 0 */
    MEM_PROGRAM_ROM { TYPE(ROM) START(0x20000000) END(0x2009FFFF)
    WIDTH(8) }
    /* Off-chip constant data in Async Bank 0 */
    MEM_DATA_ROM    { TYPE(ROM) START(0x200A0000) END(0x200FFFFF)
    WIDTH(8) }
    /* On-chip SRAM data, is not booted automatically */
    MEM_DATA_RAM    { TYPE(RAM) START(0xFF903000) END(0xFF907FFF)
    WIDTH(8) }
```

Listing 2-4. ROM Segment Definitions (LDF File) Example

```
PROCESSOR p0
{
    OUTPUT( $COMMAND_LINE_OUTPUT_FILE )

    SECTIONS
    {
        program_rom
        {
            INPUT_SECTION_ALIGN(4)
            INPUT_SECTIONS( $OBJECTS(rom_code) )
        } >MEM_PROGRAM_ROM
        data_rom
        {
            INPUT_SECTION_ALIGN(4)
            INPUT_SECTIONS( $OBJECTS(rom_data) )
        } >MEM_DATA_ROM
        data_sram
        {
```

Blackfin Processor Loader Guide

```
        INPUT_SECTION_ALIGN(4)
        INPUT_SECTIONS( $OBJECTS(ram_data) )
    } >MEM_DATA_RAM
```

With the LDF file modified this way, the source files can now take advantage of the newly-introduced sections, as in [Listing 2-5](#).

Listing 2-5. Section Handling (Source Files) Example

```
.SECTION rom_code;
_reset_vector: 10 = 0;
                1 = 0;
                12 = 0;
                13 = 0;
                /* continue with setup and application code */
                /* . . . */

.SECTION rom_data;
.VAR myconst x = 0xdeadbeef;
                /* . . . */

.SECTION ram_data;
.VAR myvar y; /* note that y cannot be initialized automatically */
```


3 LOADER FOR ADSP-2106X/21160 SHARC PROCESSORS

This chapter explains how the loader utility (`elfloader.exe`) is used to convert executable (`.dxe`) files into boot-loadable files for ADSP-21060, ADSP-21061, ADSP-21062, ADSP-21065L, and ADSP-21160 SHARC processors.

Refer to [“Introduction” on page 1-1](#) for the loader utility overview; the introductory material applies to all processor families. Refer to [“Loader for ADSP-21161 SHARC Processors” on page 4-1](#) for information about ADSP-21161 processors. Refer to [“Loader for ADSP-2126x/2136x/2137x SHARC Processors” on page 5-1](#) for information about ADSP-2126x and ADSP-2136x processors.

Loader operations specific to ADSP-2106x/21160 SHARC processors are detailed in the following sections.

- [“ADSP-2106x/21160 Processor Booting” on page 3-2](#)
Provides general information about various booting modes, including information about boot kernels.
- [“ADSP-2106x/21160 Processor Loader Guide” on page 3-25](#)
Provides reference information about the loader utility’s graphical user interface, command-line syntax, and switches.

ADSP-2106x/21160 Processor Booting

ADSP-2106x/21160 processors support three boot modes: EPROM, host, link port, and no-boot (see [Table 3-3](#) and [Table 3-4](#) on page 3-5).

Boot-loadable files for these modes pack boot data into 48-bit instructions and use an appropriate DMA channel of the processor's DMA controller to boot-load the instructions.



ADSP-2106x processors use DMA channel 6 (DMAC6) for booting. ADSP-21160 processors use DMAC8 for link port booting and DMAC10 for the host and EPROM booting.

- When booting from an EPROM through the external port, the ADSP-2106x/21160 processor reads boot data from an 8-bit external EPROM.
- When booting from a host processor through the external port, the ADSP-2106x/21160 processor accepts boot data from a 8- or 16-bit host microprocessor.
- When booting through the link port, the ADSP-2106x/21160 processor receives boot data as 4-bit wide data in link buffer 4.
- In no-boot mode, the ADSP-2106x/21160 processor begins executing instructions from external memory.

Software developers who use the loader utility should be familiar with the following operations:

- [“Power-Up Booting Process” on page 3-3](#)
- [“Boot Mode Selection” on page 3-5](#)
- [“ADSP-2106x/21160 Boot Modes” on page 3-7](#)
- [“ADSP-2106x/21160 Boot Kernels” on page 3-16](#)
- [“ADSP-2106x/21160 Interrupt Vector Table” on page 3-22](#)

- “ADSP-2106x/21160 Multi-Application (Multi-DXE) Management” on page 3-23
- “ADSP-2106x/21160 Processor ID Numbers” on page 3-24

Power-Up Booting Process

ADSP-2106x and ADSP-21160 processors include a hardware feature that boot-loads a small, 256-instruction program into the processor’s internal memory after power-up or after the chip reset. These instructions come from a program called boot kernel. When executed, the boot kernel facilitates booting of user application code. The combination of the boot kernel and application code comprise the boot-loadable (.ldr) file.

At power-up, after the chip reset, the booting process includes the following steps.

1. Based on the boot type, an appropriate DMA channel is automatically configured for a 256-instruction (48-bit) transfer. This transfer boot-loads the boot kernel program into the processor memory. DMA channels used by the various processor models are shown in [Table 3-1](#).

Table 3-1. ADSP-2106x/21160 Processor DMA Channels

Processor	PROM Booting	Host Booting	Link Booting
ADSP-21060	DMAC6 (See Table 3-8)	DMAC6 (See Table 3-8)	DMAC6
ADSP-21061			Not supported
ADSP-21062			DMAC6
ADSP-21065L	DMAC8 (DMAC0 programs DMAC8; see Table 3-8)	DMAC8 (DMAC0 programs DMAC8; see Table 3-8)	Not supported
ADSP-21160	DMAC10 (See Table 3-9)	DMAC10 (See Table 3-9)	DMAC8

ADSP-2106x/21160 Processor Booting

2. The boot kernel runs and loads the application executable code and data.
3. The boot kernel overwrites itself with the first 256 words of the application at the end of the booting process. After that, the application executable code begins to execute from locations 0x20000 (ADSP-21060/61/62), 0x8000 (ADSP-21065L), and 0x40000 (ADSP-21160). The start addresses and reset vector addresses are summarized in [Table 3-2](#).

Table 3-2. ADSP-2106x/21160 Processor Start Addresses

Processor	Start Address	Reset Vector Address ¹
ADSP-21060	0x20000	0x20004
ADSP-21061	0x20000	0x20004
ADSP-21062	0x20000	0x20004
ADSP-21065L	0x8000	0x8004
ADSP-21160	0x40000	0x40004

- ¹ The reset vector address must not contain a valid instruction since it is not executed during the booting sequence. Place a NOP or IDLE instruction at this location.

The boot type selection directs the system to prepare the appropriate boot kernel.

Boot Mode Selection

The state of various pins selects the processor boot mode. For ADSP-21060, ADSP-21061, ADSP-21062, and ADSP-21160 processors, refer to [Table 3-3](#) and [Table 3-4](#). For ADSP-21065L processors, refer to [Table 3-5](#) and [Table 3-6](#).

Table 3-3. ADSP-21060/061/062 and ADSP-21160 Boot Mode Pins

Pin	Type	Description
EBOOT	I	EPROM boot. When EBOOT is high, the processor boot-loads from an 8-bit EPROM through the processor's external port. When EBOOT is low, the LBOOT and $\overline{\text{BMS}}$ pins determine the booting mode.
LBOOT	I	Link port boot. When LBOOT is high and EBOOT is low, the processor boots from another SHARC through the link port. When LBOOT is low and EBOOT is low, the processor boots from a host processor through the processor's external port.
$\overline{\text{BMS}}$	I/O/T ¹	Boot memory select. When boot-loading from an EPROM (EBOOT=1 and LBOOT=0), this pin is an <i>output</i> and serves as the chip select for the EPROM. In a multiprocessor system, $\overline{\text{BMS}}$ is output by the bus master. When host-booting or link-booting (EBOOT=0), $\overline{\text{BMS}}$ is an <i>input</i> and must be high.

¹ Three-statable in EPROM boot mode (when $\overline{\text{BMS}}$ is an output).

Table 3-4. ADSP-21060/061/062 and ADSP-21160 Boot Modes

EBOOT	LBOOT	BMS	Boot Mode
0	0	0 (Input)	No-boot (processor executes from external memory)
0	0	1 (Input)	Host processor
0	1	0 (Input)	Reserved
0	1	1 (Input)	Link port
1	0	Output	EPROM ($\overline{\text{BMS}}$ is chip select)
1	1	x (Input)	Reserved

ADSP-2106x/21160 Processor Booting

Table 3-5. ADSP-21065L Boot Mode Pins

Pin	Type	Description
$\overline{\text{BMS}}$	I/O/T ¹	<p>Boot memory select</p> <p>When BSEL is low, $\overline{\text{BMS}}$ is an input pin and selects between host boot mode and no-boot mode. In no-boot mode, the processor executes from external memory. For no-boot mode, connect $\overline{\text{BMS}}$ to ground. For host boot mode, connect $\overline{\text{BMS}}$ to VDD.</p> <p>When BSEL is high, $\overline{\text{BMS}}$ is an output pin and the processor starts up in EPROM boot mode. Connect $\overline{\text{BMS}}$ to the EPROM's chip select.</p>
BSEL	I	<p>EPROM boot select</p> <p>Hardwire this signal; it is used for system configuration.</p> <p>When BSEL is high, the processor starts up in EPROM boot mode. The processor assumes the EPROM data bus is 8 bits wide. Connect BSEL to the processor data bus in LSB alignment.</p> <p>When BSEL is low, $\overline{\text{BMS}}$ determines the booting mode. Connect BSEL to ground.</p>

1 Three-statable in EPROM boot mode (when $\overline{\text{BMS}}$ is an output).

Table 3-6. ADSP-21065L Boot Modes

BSEL	BMS	Description
0	1	<p>No-boot mode.</p> <p>The processor executes from external memory at location 0x20004.</p>
0	1	<p>Host boot mode.</p> <p>The processor defaults to an 8-bit host bus width.</p>
1	Output	<p>EPROM boot mode.</p> <p>The processor assumes an 8-bit EPROM data bus width. Connect to the data bus in LSB alignment.</p>

ADSP-2106x/21160 Boot Modes

ADSP-2106x/21160 processors support these boot modes: EPROM, host, and link. The following sections describe each of the modes.

- [“EPROM Boot Mode” on page 3-7](#)
- [“Host Boot Mode” on page 3-11](#)
- [“Link Port Boot Mode” on page 3-15](#)
- [“No-Boot Mode” on page 3-16](#)

For multiprocessor booting, refer to [“ADSP-2106x/21160 Multi-Application \(Multi-DXE\) Management” on page 3-23](#).

EPROM Boot Mode

The ADSP-2106x/21160 processor is configured for EPROM boot through the external port when the E_{BOOT} pin is high and the L_{BOOT} pin is low. These settings cause the \overline{BMS} pin to become an output, serving as chip select for the EPROM. [Table 3-7](#) lists all PROM-to-processor connections.

Table 3-7. PROM Connections to ADSP-2106x/21160 Processors

Processor	Connection
ADSP-21060/61/62	PROM/EPROM connects to DATA23–16 pins
ADSP-21065L	PROM/EPROM connects to DATA7–0 pins
ADSP-21160	PROM/EPROM connects to DATA39–32 pins
ADSP-21xxx	Address pins of PROM connect to lowest address pins of any processor
ADSP-21xxx	Chip select connects to the \overline{BMS} pin
ADSP-21060/61/62/65L	Output enable connects to the \overline{RD} pin
ADSP-21160	Output enable connects to \overline{RDH} pin

ADSP-2106x/21160 Processor Booting

During reset, the ACK line is pulled high internally with a 2K ohm equivalent resistor and is held high with an internal keeper latch. It is not necessary to use an external pull-up resistor on the ACK line during booting or at any other time.

The DMA channel parameter registers are initialized at reset for EPROM booting as shown in [Table 3-8](#) and [Table 3-9](#). The count is initialized to 0x0100 to transfer 256 words to internal memory. The external count register (ECx), which is used when external addresses (BMS space) are generated by the DMA controller, is initialized to 0x0600 (0x100 words at six bytes per word).

Table 3-8. DMA Settings for ADSP-2106x EPROM Booting

DMA Setting		Processor Model	
		ADSP-21060/61/62	ADSP-21065L
BMS space		4M x 8-bit	8M x 8-bit
DMA channel		DMAC6 = 0x2A1	DMAC0 = 0x2A1
I16	IIEP0	0x20000	0x8000
IM6	IMEP0	0x1 (implied)	0x1 (implied)
C6	CEP0	0x100	0x100
E16	EIEP0	0x80 0000	0x40 0000
EM6	EMEP0	0x1 (implied)	0x1 (implied)
EC6	ECEP0	0x600	0x600
IRQ vector		0x20040	0x8040

Table 3-9. DMA Settings for ADSP-21160EPROM Booting

DMA Setting	ADSP-21160 Processor
BMS space	8M x 8-bit
DMA channel	DMAC10 = 0x4A1

Table 3-9. DMA Settings for ADSP-21160EPROM Booting (Cont'd)

DMA Setting	ADSP-21160 Processor
I110	0x40000
IM10	0x1 (implied)
C10	0x100
E110	0x800000
EM10	0x1 (implied)
EC10	0x600
IRQ vector	0x40050

After the processor's RESET pin goes inactive on start-up, a SHARC system configured for EPROM boot undergoes the following boot-loading sequence:

1. The processor $\overline{\text{BMS}}$ pin becomes the boot EPROM chip select.
2. The processor goes into an idle state, identical to that caused by the IDLE instruction. The program counter (PC) is set to the processor reset vector address (refer to [Table 3-2 on page 3-4](#)).
3. The DMA controller reads 8-bit EPROM words, packs them into 48-bit instruction words, and transfers them into internal memory (low-to-high byte packing order) until the 256 words are loaded.
4. The DMA parameter registers for appropriate DMA channels are initialized, as shown in [Table 3-8](#) and [Table 3-9](#). The external port DMA channel (6 or 10) becomes active following reset; it is initialized to set external port DMA enable and selects DTYPE for instruction words. The packing mode bits (PMODE) are ignored, and 48- to 8-bit packing is forced with least significant word first. The UBWS and UBWM fields of the WAIT register are initialized to generate six wait states for the EPROM access in unbanked external memory space.


ADSP-2106x/21160 Processor Booting

5. The processor begins 8-bit DMA transfers from the EPROM to internal memory using the following external port data bus lines:
 - D23–16 for ADSP-21060/61/62 processors
 - D7–0 for ADSP-21065L processors
 - D39–32 for ADSP-21160 processors
6. Data transfers begin and increment after each access. The external address lines (ADDR31–0) start at:
 - 0x40 0000 for ADSP-21060/61/62 processors
 - 0x00 0000 for ADSP-21065L processors
 - 0x80 0000 for ADSP-21160 processors
7. The processor \overline{RD} pin asserts as in a normal memory access, with six wait states (seven cycles).
8. After finishing DMA transfers to load the boot kernel into the processor, the $BS0$ bit is cleared in the $SYSCON$ register, deactivating the \overline{BMS} pin and activating normal external memory select.

The boot kernel uses three copies of $SYSCON$ —one that contains the original value of $SYSCON$, a second that contains $SYSCON$ with the $BS0$ bit set (allowing the processor to gain access to the boot EPROM), and a third with the $BS0$ bit cleared.

When $BS0=1$, the EPROM packing mode bits in the $DMACx$ control register are ignored and 8- to 48-bit packing is forced. (8-bit packing is available only during EPROM booting or when $BS0$ is set.) When an external port DMA channel is being used in conjunction with the $BS0$ bit, none of the other three channels may be used. In this mode, \overline{BMS} is not asserted by a core processor access but only by a DMA transfer. This allows the boot kernel to perform other external accesses to non-boot memory.

The EPROM is automatically selected by the $\overline{\text{BMS}}$ pin after reset, and other memory select pins are disabled. The processor's DMA controller reads the 8-bit EPROM words, packs them into 48-bit instruction words, and transfers them to internal memory until 256 words have been loaded. The master DMA internal and external count registers (Cx and ECx) decrement after each EPROM transfer. When both counters reach zero, DMA transfer has stopped and RTI returns the program counter to the address where the kernel starts.

 To EPROM boot a single-processor system, include the executable on the command-line without a switch. Do not use the `-id#exe` switch with `ID=0` (see “ADSP-2106x/21160 Processor ID Numbers” on page 3-24).

The WAIT register UBWM (used for EPROM booting) is initialized at reset to both internal wait and external acknowledge required. The internal keeper latch on the ACK pin initially holds acknowledge high (asserted). If acknowledge is driven low by another device during an EPROM boot, the keeper latch may latch acknowledge low.

The processor views the deasserted (low) acknowledge as a hold off from the EPROM. In this condition, wait states are continually inserted, preventing completion of the EPROM boot. When writing a custom boot kernel, change the WAIT register early within the boot kernel so UBWM is set to internal wait mode (01).

Host Boot Mode

ADSP-2106x/21160 processors accept data from a 8- and 16-bit host microprocessor (or other external device) through the external port EPB0 and pack boot data into 48-bit instructions using an appropriate DMA channel. The host is selected when the EBOOT and LBOOT inputs are low and $\overline{\text{BMS}}$ is high. Configured for host booting, the processor enters the slave mode after reset and waits for the host to download the boot program. [Table 3-10](#) lists host connections to processors.

ADSP-2106x/21160 Processor Booting

Table 3-10. Host Connections to ADSP-2106x/21160 Processors

Processor	Connection/Data Bus Pins
ADSP-21060/61/62	Host connected to DATA47–16 or DATA31–16 pins (based on HPM bits)
ADSP-21065L	Host connected to DATA31–0 or DATA15–0 or DATA7–0 pins (based on HBW bits)
ADSP-21160	Host connected to DATA63–32 or DATA47–31 pins (based on HPM bits)
ADSP-21060/61/62/65L	ADSP-21065L host address to IOP registers only
ADSP-21160	ADSP-21160 host address to IOP registers and internal memory

After reset, the processor goes into an idle stage with:

- PC set to address 0x20004 on ADSP-21060/61/62 processors
- PC set to address 0x8004 on ADSP-21065L processors
- PC set to address 0x40004 on ADSP-21160 processors

The parameter registers for the external port DMA channel (0, 6, or 10) are initialized as shown in [Table 3-8](#) and [Table 3-9](#), except that registers EIX , EMx and ECx are not initialized and no DMA transfers start.

The DMA channel control register ($DMAC6$ for ADSP-21060/61/62 processors, $DMAC0$ for ADSP-21065L processors, or $DMAC10$ for ADSP-21160 processors) is initialized, which allows external port DMA enable and selects $DTYPE$ for instruction words, $PMODE$ for 16- to 48-bit word packing (8- to 48-bit for ADSP-21065L processors), and least significant word first.

Because the host processor is accessing the $EPB0$ external port buffer, the HPM host packing mode bits of the $SYSCON$ register must correspond to the external bus width specified by the $PMODE$ bits of $DMACx$ control register.

Loader for ADSP-2106x/21160 SHARC Processors

For a different packing mode, the host must write to `DMACx` and `SYSCON` to change the `PMODE` and `HBW` (HPW for ADSP-21065L processors) setting. The host boot file created by the loader utility requires the host processor to perform the following sequence of actions:

1. The host initiates the synchronous booting operation (synchronous not valid for ADSP-21065L processors) by asserting the processor $\overline{\text{HBR}}$ input pin, informing the processor that the default 8-/16-bit bus width is used. The host may optionally assert the $\overline{\text{CS}}$ chip select input to allow asynchronous transfers.
2. After the host receives the $\overline{\text{HBG}}$ signal (and `ACK` for synchronous operation or `READY` for asynchronous operation) from the processor, the host can start downloading instructions by writing directly to the external port DMA buffer 0 or the host can change the reset initialization conditions of the processor by writing to any of the `IOP` control registers. The host must use data bus pins as shown in [Table 3-10](#).
3. The host continues to write 16-bit words (8-bit for ADSP-21065L) to `EPB0` until the entire program is boot-loaded. The host must wait between each host write to external port DMA buffer 0.

After the host boot-loads the first 256 instructions of the boot kernel, the initial DMA transfers stop, and the boot kernel:

1. Activates external port DMA channel interrupt (`EP0I`), stores the `DMACx` control setting in `R2` for later restore, clears `DMACx` for new setting, and sets the `BUSLCK` bit in the `MODE2` register to lock out the host.
2. Stores the `SYSCON` register value in `R12` for restore.
3. Enables interrupts and nesting for DMA transfer, sets up the `IMASK` register to allow DMA interrupts, and sets up the `MODE1` register to enable interrupts and allow nesting.

ADSP-2106x/21160 Processor Booting

4. Loads the DMA control register with `0x00A1` and sets up its parameters to read the data word by word from external buffer 0.

Each word is read into the reset vector address (refer to [Table 3-2 on page 3-4](#)) for dispatching. The data through this buffer has a structure of boot section which could include more than one initialization block.

5. Clears the `BUSLCK` bit in the `MODE2` register to let the host write in the external buffer 0 right after the appropriate DMA channel is activated.

For information on the data structure of the boot section and initialization, see “[ADSP-2106x/21160 Processor Boot Steams](#)” on [page 3-17](#).

6. Loads the first 256 words of target the executable file during the final initialization stage, and then the kernel overwrites itself.


The final initialization works the same way as with EPROM booting, except that the `BUSLCK` bit in the `MODE2` register is cleared to allow the host to write to the external port buffer.

The default boot kernel for host booting assumes `IMDW` is set to 0 during boot-loading, except during the final initialization stage. When using any power-up booting mode, the reset vector address (refer to [Table 3-2 on page 3-4](#)) must not contain a valid instruction because it is not executed during the booting sequence. Place a `NOP` or `IDLE` instruction at this location.

If the boot kernel initializes external memory, create a custom boot kernel that sets appropriate values in the `SYSCON` and `WAIT` register. Be aware that the value in the DMA channel register is non-zero, and `IMASK` is set to allow DMA channel register interrupts. Because the DMA interrupt remains enabled in `IMASK`, this interrupt must be cleared before using the DMA channel again. Otherwise, unintended interrupts may occur.

A master SHARC processor may boot a slave SHARC processor by writing to its $DMACx$ control register and setting the packing mode ($PMODE$) to 00. This allows instructions to be downloaded directly without packing. The wait state setting of 6 on the slave processor does not affect the speed of the download since wait states affect bus master operation only.

Link Port Boot Mode

 Link port boot is supported on all SHARC processors except ADSP-21061 and ADSP-21065L processors.

When link-boot ADSP-2106x/21160 SHARC processors, the processor receives data from 4-bit link buffer 4 and packs boot data into 48-bit instructions using the appropriate DMA channels (DMA channel 6 for ADSP-2106x processors, DMA channel 8 for ADSP-21160 processors).

Link port mode is selected when the $EBOOT$ is low and $LBOOT$ and \overline{BMS} are high. The external device must provide a clock signal to the link port assigned to link buffer 4. The clock can be any frequency, up to a maximum of the processor clock frequency. The clock falling edges strobe the data into the link port. The most significant 4-bit nibble of the 48-bit instruction must be downloaded first. The link port acknowledge signal generated by the processor can be ignored during booting since the link port cannot be preempted by another DMA channel.

Link booting is similar to host booting—the parameter registers (IIx and Cx) for DMA channels are initialized to the same values. The DMA channel 6 control register ($DMAC6$) is initialized to $0x00A0$, and the DMA channel 10 control register ($DMAC10$) is initialized to $0x100000$. This disables external port DMA and selects $DTYPE$ for instruction words. The $LCTL$ and $LCOM$ link port control registers are overridden during link booting to allow link buffer 4 to receive 48-bit data.

After booting completes, the $IMASK$ remains set, allowing DMA channel interrupts. This interrupt must be cleared before link buffer 4 is again enabled; otherwise, unintended link interrupts may occur.

ADSP-2106x/21160 Processor Booting

No-Boot Mode

No-boot mode causes the processor to start fetching and executing instructions at address 0x400004 (ADSP-2106x), 0x20004 (ADSP-21065L), and 0x800004 (ADSP-21160) in external memory space. All DMA control and parameter registers are set to their default initialization values. The loader utility is not intended to support no-boot mode.

ADSP-2106x/21160 Boot Kernels

The boot-loading process starts with a transfer of the boot kernel program into the processor memory. The boot kernel sets up the processor and loads boot data. After the boot kernel finishes initializing the rest of the system, the boot kernel loads boot data over itself with a final DMA transfer.

Boot kernels are loaded at reset into program segment `seg_1dr`, which is defined in `06x_1dr.ldf` for ADSP-2106x processors, `065L_1dr.ldf` for ADSP-21065L processors, and in `160_1dr.ldf` for ADSP-21160 processors. The files are stored in the `...\21k\1dr` (ADSP-2106x processors) and `...\211xx\1dr` (ADSP-21160 processors) VisualDSP++ installation directories.

The default boot kernel files shipped with VisualDSP++ are listed in [Table 3-11](#).

Table 3-11. ADSP-2106x/21160 Default Boot Kernel Files

Processor	PROM Booting	Link Booting	Host Booting
ADSP-21060	060_prom.asm	060_link.asm	060_host.asm
ADSP-21065L	065L_prom.asm	—	065L_host.asm
ADSP-21160	160_prom.asm	160_link.asm	160_host.asm

Once the boot kernel has been loaded successfully into the processor, the kernel follows the following sequence:

1. Each boot kernel begins with general initializations for the DAG registers, appropriate interrupts, processor ID information, and various SDRAM or WAIT state initializations.
2. Once the boot kernel has finished the task of initializing the processor, the kernel initializes processor memory, both internal and external, with user application code.

ADSP-2106x/21160 Processor Boot Steams

The structure of a loader file enables the boot kernel to load code and data, block by block. In the loader file, each block of code or data is preceded by a block header, which describes the block —length, placement, and data or instruction type. After the block header, the loader utility outputs the block body, which includes the actual data or instructions for placement in the processor memory. The loader utility, however, does not output a block body if the actual data or instructions are all zeros in value. This type of block called a zero block. [Table 3-12](#) describes the block header and block body formats.

Table 3-12. Boot Block Format

Block header	First word	Bits 16–47 are not used. Bits 0–15 define the type of data block (tag).
	Second word	Bits 16–47 are the start address of the block. Bits 0–15 are the word count for the block.
Block body (if not a zero block)		Word 1 (48 bits) Word 2 (48 bits)

The loader utility identifies the data type in the block header with a 16-bit tag that precedes the block. Each type of initialization has a unique tag number. The tag numbers and block types are shown in [Table 3-13](#).

ADSP-2106x/21160 Processor Booting

Table 3-13. ADSP-2106x/21160 Processor Loader Block Tags

Tag Number	Block Type	Tag Number	Block Type
0x0000	final init	0x000A	zero pm48
0x0001	zero dm16	0x000B	init pm16
0x0002	zero dm32	0x000C	init pm32
0x0003	zero dm40	0x000E	init pm48
0x0004	init dm16	0x000F	zero dm64 (ADSP-21160 only)
0x0005	init dm32	0x0010	init dm64 (ADSP-21160 only)
0x0007	zero pm16	0x0011	zero pm64 (ADSP-21160 only)
0x0008	zero pm32	0x0012	init pm64 (ADSP-21160 only)
0x0009	zero pm40		

The kernel enables the boot port (external or link) to read the block header. After reading information from the block header, the kernel places the body of the block in the appropriate place in memory if the block has a block body, or initializes in the appropriate place with zero values in the memory if the block is a zero block.

The final section, which is identified by a tag of 0x0, is called the final initialization section. This section has self-modifying code that, when executed, facilitates a DMA over the kernel, replacing it with user application code that actually belongs in that space at run time. The final initialization code also takes care of interrupts and returns the processor registers, such as SYSCON and DMAC or LCTL, to their default values.

When the loader utility detects the final initialization tag, it reads the next 48-bit word. This word indicates the instruction to load into the 48-bit PX register after the boot kernel finishes initializing memory.

The boot kernel requires that the interrupt, external port (or link port address, depending on the boot mode) contains an RTI instruction. This RTI is inserted automatically by the loader utility to guarantee that the

kernel executes from the reset vector, once the DMA that overwrites the kernel is complete. A last remnant of the kernel code is left at the reset vector location to replace the `RTI` with the user's intended code. Because of this last kernel remnant, user application code should not use the first location of the reset vector. This first location should be a `NOP` or `IDLE` instruction. The kernel automatically completes, and the program controller begins sequencing the user application code at the second location in the processor reset vector space.

When the boot process is complete, the processor automatically executes the user application code. The only remaining evidence of the boot kernel is at the first location of the interrupt vector. Almost no memory is sacrificed to the boot code.

Boot Kernel Modification and Loader Issues

Some systems require boot kernel customization. The operation of other tools (such as the C/C++ compiler) is influenced by whether the boot kernel is used.

When producing a boot-loadable file, the loader utility reads a processor executable file and uses information in it to initialize the memory. However, the loader utility cannot determine how the processor `SYSCON` and `WAIT` registers are to be configured for external memory loading in the system.

If you modify the boot kernel by inserting values for your system, you must rebuild it before generating the boot-loadable file. The boot kernel contains default values for `SYSCON`. The initialization code can be found in the comments in the boot kernel source file.

ADSP-2106x/21160 Processor Booting

After modifying the boot kernel source file, rebuild the boot kernel (.dxe) file. Do this from the VisualDSP++ IDDE (refer to VisualDSP++ online Help for details), or rebuild the boot kernel file from the command line.



When using VisualDSP++, specify the name of the modified kernel executable in the **Kernel file** box on the **Kernel** page of the **Project Options** dialog box.

If you modify the boot kernel for EPROM, host, or link boot modes, ensure that the `seg_ldr` memory segment is defined in the .ldf file. Refer to the source of the segment in the .ldf file located in the ...\\21k\\ldr\\ or (...\\211xx\\ldr\\) directory.

The loader utility generates a warning when vector address (0x20004 for ADSP-21060/61/62 processors, 0x40004 for ADSP-21160 processors, or 0x8004 for ADSP-21065L processors) does not contain NOP or IDLE.

Because the boot kernel uses this address for the first location of the reset vector during the boot-load process, avoid placing code at this address.

When using any of the processor's power-up boot modes, ensure that the address does not contain a critical instruction. Because the address is not executed during the booting sequence, place a NOP or IDLE instruction at this location.

The boot kernel project can be rebuilt from the VisualDSP++ IDDE. The command-line can also be used to rebuild various default boot kernels for ADSP-2106x/21160 processors.

EPROM Booting. The default boot kernel source file for the ADSP-2106x EPROM booting is `060_prom.asm`. Copy this file to `my_prom.asm` and modify it to suit your system. Then use the following commands to rebuild the boot kernel.

```
easm21k -21060 my_prom.asm
```

or

```
easm21k -proc ADSP-21060 my_prom.asm  
linker -T 060_ldr.ldf my_prom.doj
```

Host Booting. The default boot kernel source file for the ADSP-2106x host booting is `060_host.asm`. Copy this file to `my_host.asm` and modify it to suit your system. Then use the following commands to rebuild the boot kernel.

```
easm21k -21060 my_host.asm
```

or

```
easm21k -proc ADSP-21060 my_host.asm  
linker -T 060_ldr.ldf my_host.doj
```

Link Port Booting. The default boot kernel source file for the ADSP-2106x link port booting is `060_link.asm`. Copy this file to `my_link.asm` and modify it to suit your system. Then use the following commands to rebuild the boot kernel:

```
easm21k -21060 my_link.asm
```

or

```
easm21k -proc ADSP-21060 my_link.asm  
linker -T 060_ldr.ldf my_link.doj
```

ADSP-2106x/21160 Processor Booting

Rebuilding Boot Kernels

To rebuild the PROM boot kernel for ADSP-21065L processors, use these commands:

```
easm21k -21065L my_prom.asm
```

or

```
easm21k -proc ADSP-21065L my_prom.asm  
linker -T 065L_ldr.ldf my_prom.doj
```

To rebuild the PROM boot kernel for ADSP-21160 processors, use these commands.

```
easm21k -21160 my_prom.asm
```

or

```
easm21k -proc ADSP-21160 my_prom.asm  
linker -T 160_ldr.ldf my_prom.doj
```

ADSP-2106x/21160 Interrupt Vector Table

If an ADSP-2106x/21160 SHARC processor is booted from an external source (EPROM, host, or another SHARC processor), the interrupt vector table is located in internal memory. If, however, the processor is not booted and executes from external memory, the vector table must be located in external memory.

The `IIVT` bit of the `SYSCON` control register can be used to override the boot mode in determining where the interrupt vector table is located. If the processor is not booted (no-boot mode), setting `IIVT` to 1 selects an internal vector table, and setting `IIVT` to 0 selects an external vector table. If the processor is booted from an external source (any mode other than no-boot mode), `IIVT` has no effect. The `IIVT` default initialization value is 0.

Refer to *EE-56: Tips & Tricks on the ADSP-2106x EPROM and HOST bootloader*, *EE-189: Link Port Tips and Tricks for ADSP-2106x and ADSP-2116x*, and *EE-77: SHARC Link Port Booting on the Analog Devices Web site* for more information.

ADSP-2106x/21160 Multi-Application (Multi-DXE) Management

Currently, the loader utility generates single-processor loader files for host and link port boot modes. As a result, the loader utility supports multiprocessor EPROM boot mode only. The application code must be modified for a multiprocessor system boot in host and link port modes.

The loader utility can produce boot-loadable files that permit the ADSP-2106x/21160 SHARC processors in a multiprocessor system to boot from a single EPROM. In such a system, the $\overline{\text{BMS}}$ signals from each SHARC processor are OR'ed together to drive the chip select pin of the EPROM. Each processor boots in turn, according to its priority. When the last processor finishes booting, it must inform the processors to begin program execution.

Besides taking turns when booting, EPROM boot of multiple processors is similar to a single-processor EPROM boot.

When booting a multiprocessor system through a single EPROM:

- Connect all $\overline{\text{BMS}}$ pins to EPROM.
- Processor with ID# of 1 boots first. The other processors follow.
- The EPROM boot kernel accepts multiple .dxe files and reads the ID field in SYSTAT to determine which area of EPROM to read.
- All processors require a software flag or hardware signal (FLAG pins) to indicate that booting is complete.

ADSP-2106x/21160 Processor Booting

When booting a multiprocessor system through an external port:

- The host can use the host interface.
- A SHARC processor that is EPROM-, host-, or link-booted can boot the other processors through the external port (host boot mode).

For multiprocessor EPROM booting, select the **Multiprocessor** check box on the **Load** page of the **Project Options** dialog box or specify the `-id1exe=` switch on the loader command line. These options specify the executable file targeted for a specific processor.

Do not use the `-id1exe=` switch to EPROM-boot a single processor whose ID is 0. Instead, name the executable file on the command line without a switch. For a single processor with ID=1, use the `-id1exe=` switch.

ADSP-2106x/21160 Processor ID Numbers

A single-processor system requires only one input (`.dxe`) file without any prefix and suffix to the input file name, for example:

```
elfloader -proc ADSP-21060 -bprom Input.dxe
```

A multiprocessor system requires a distinct processor ID number for each input file on the command line. A processor ID is provided via the `-id#exe=filename.dxe` switch, where `#` is 0 to 6.

In the following example, the loader utility processes the input file `Input1.dxe` for the processor with an ID of 1 and the input file `Input2.dxe` for the processor with an ID of 2.

```
elfloader -proc ADSP-21060 -bprom -id1exe=Input1.dxe  
-id2exe=Input2.dxe
```

If the executable for the `#` processor is identical to the executable of the `N` processor, the output loader file contains only one copy of the code from the input file.

```
elfloader -proc ADSP-21060 -bprom -id1exe=Input.dxe -id2ref=1
```


The loader utility points the `id(2)exe` loader jump table entry to the `id(1)exe` image, effectively reducing the size of the loader file.

ADSP-2106x/21160 Processor Loader Guide

Loader operations depend on the loader options, which control how the loader utility processes executable files. You select features such as boot modes, boot kernels, and output file formats via the loader options. These options are specified on the loader utility's command line or via the **Load** page of the **Project Options** dialog box in the VisualDSP++ environment. When you open the **Load** page, the default loader settings for the selected processor are already set. Use the **Additional Options** box to enter options that have no dialog box equivalent.



Option settings on the **Load** page correspond to switches displayed on the command line.

For detailed information about the ADSP-2106x/21160 processor loader property page, refer to the VisualDSP++ online help.

These sections describe how to produce a bootable loader (`.ldr`) file:

- [“Using ADSP-2106x/21160 Loader Command Line” on page 3-26](#)
- [“Using VisualDSP++ Interface \(Load Page\)” on page 3-32](#)

Using ADSP-2106x/21160 Loader Command Line

Use the following syntax for the SHARC loader command line.

```
elfloader inputfile -proc part_number -switch [-switch ...]
```

where:

- *inputfile*—Name of the executable (.dxe) file to be processed into a single boot-loadable file. An input file name can include the drive and directory. Enclose long file names within straight quotes, “long file name”.
- -proc *part_number*—Part number of the processor (for example, -proc ADSP-21062) for which the loadable file is built. The -proc switch is mandatory.
- -switch ...—One or more optional switches to process. Switches select operations and boot modes for the loader utility. A list of all switches and their descriptions appear in [Table 3-15 on page 3-28](#).



Command-line switches are not case-sensitive and placed on the command line in any order.

The following command line,

```
elfloader p0.dxe -bprom -fhex -l 060_prom.dxe -proc ADSP-21060
```

runs the loader utility with:

- p0.dxe—Identifies the executable file to process into a boot-loadable file. The absence of the -o switch causes the output file name to default to p0.ldr.
- -bprom —Specifies EPROM booting as the boot type for the boot-loadable file.
- -fhex —Specifies Intel hex-32 format for the boot-loadable file.

Loader for ADSP-2106x/21160 SHARC Processors

- `-l 060_prom.exe`—Specifies `060_prom.exe` as the boot kernel file to be used in the boot-loadable file.
- `-proc ADSP-21060`—Identifies the processor model as ADSP-21060.

File Searches

File searches are important in loader processing. The loader utility supports relative and absolute directory names, default directories, and user-selected directories for file search paths. File searches occur as described [on page 1-16](#).

File Extensions

Some loader switches take a file name as an optional parameter. [Table 3-14](#) lists the expected file types, names, and extensions.

Table 3-14. File Extensions

Extension	File Description
<code>.dxe</code>	Input executable files and boot kernel files. The loader utility recognizes overlay memory files (<code>.ovl</code>) and shared memory files (<code>.sm</code>), but does not expect these files on the command line. Place <code>.ovl</code> and <code>.sm</code> files in the same directory as the <code>.dxe</code> file that refers to them. The loader utility finds the files when processing the <code>.dxe</code> file. The <code>.ovl</code> and <code>.sm</code> files may also be placed in the <code>.ovl</code> and <code>.sm</code> file output directory specified in the <code>.ldr</code> file or current working directory.
<code>.ldr</code>	Loader output file.

ADSP-2106x/21160 Loader Command-Line Switches

Table 3-15 is a summary of the ADSP-2106x and ADSP-21160 loader switches.

Table 3-15. ADSP-2106x/21160 Loader Command-Line Switches

Switch	Description
-bprom -bhost -blink -bJTAG	<p>Specifies the boot mode. The <code>-b</code> switch directs the loader utility to prepare a boot-loadable file for the specified boot mode. Valid boot modes include PROM, host, and link.</p> <p>For ADSP-21020 processors, JTAG is the only permitted boot mode. If <code>-b</code> does not appear on the command line, the default is <code>-bprom</code>.</p> <p>To use a custom boot kernel, the boot type selected with the <code>-b</code> switch must correspond to the boot kernel selected with the <code>-l</code> switch. Otherwise, the loader utility automatically selects a default boot kernel based on the selected boot type (see “ADSP-2106x/21160 Boot Kernels” on page 3-16).</p>
-caddress	<p>Custom option. This switch directs the loader utility to use the specified address. Valid addresses are:</p> <ul style="list-style-type: none"> • 20004 and 20040 for ADSP-2106x processors • 8004 and 8040 for ADSP-21065L processors • 40000 and 40050 for ADSP-21160 processors <p>The loader utility obtains the proper address even when this switch is absent from the command line.</p>
-e filename	<p>Except shared memory. The <code>-e</code> switch omits the specified shared memory (<code>.sm</code>) file from the output loader file. Use this option to omit the shared parts of the executable file intended to boot a multiprocessor system.</p> <p>To omit multiple <code>.sm</code> files, repeat the switch and parameter multiple times on the command line. For example, to omit two files, use: <code>-e fileA.sm -e fileB.sm</code>.</p> <p>In most cases, it is not necessary to use the <code>-e</code> switch: the loader utility processes the <code>.sm</code> files efficiently—includes a single copy of the code and data from each <code>.sm</code> file in a loader file.</p>

Loader for ADSP-2106x/21160 SHARC Processors

Table 3-15. ADSP-2106x/21160 Loader Command-Line Switches (Cont'd)

Switch	Description
-fhex -fASCII -fbinary -finclude -fS1 -fS2 -fS3	<p>Specifies the format of the boot-loadable file (Intel hex-32, ASCII, S1, S2, S3, binary, or include). If the <code>-f</code> switch does not appear on the command line, the default boot file format is Intel hex-32 for PROM, and ASCII for host or link.</p> <p>Available formats depend on the boot type selection (<code>-b</code> switch):</p> <ul style="list-style-type: none"> • For PROM boot type, select a hex, ASCII, S1, S2, S3, or include format. • For host or link boot type, select an ASCII, binary, or include format.
-h or -help	<p>Command-line help. Outputs a list of the command-line switches to standard out and exits. Type <code>elfloader -proc ADSP-21xxx -h</code>, where <code>xxx</code> is 060, 061, 062, 065L, or 160 to obtain help for SHARC processors. By default, the <code>-h</code> switch alone provides help for the loader driver.</p>
<code>-id#exe=filename</code>	<p>Specifies the processor ID. The <code>-id#exe=</code> switch directs the loader utility to use the processor ID (<code>#</code>) for the corresponding executable file (<code>filename</code> parameter) when producing a boot-loadable file for a multi-processor system. This switch is used to produce a boot-loadable file that boots multiple processors from a single EPROM. Valid values for <code>#</code> are 0, 1, 2, 3, 4, 5, and 6.</p> <p>Do not use this switch for single-processor systems. For single-processor systems, use <code>filename</code> as a parameter without a switch. For more information, refer to “ADSP-2106x/21160 Processor ID Numbers” on page 3-24.</p>
<code>-id#ref=N</code>	<p>Points the processor ID (<code>#</code>) loader jump table entry to the ID (<code>N</code>) image. If the executable file for the (<code>#</code>) processor is identical to the executable of the (<code>N</code>) processor, the switch can be used to set the PROM start address of the processor with ID of <code>#</code> to be the same as for the processor with ID of <code>N</code>. This effectively reduces the size of the loader file by providing a single copy of an executable to two or more processors in a multiprocessor system. For more information, refer to “ADSP-2106x/21160 Processor ID Numbers” on page 3-24.</p>

ADSP-2106x/21160 Processor Loader Guide

Table 3-15. ADSP-2106x/21160 Loader Command-Line Switches (Cont'd)

Switch	Description
<code>-l kernelfile</code>	Directs the loader utility to use the specified <i>kernelfile</i> as the boot-loading routine in the output boot-loadable file. The boot kernel selected with this switch must correspond to the boot type selected with the <code>-b</code> switch. If the <code>-l</code> switch does not appear on the command line, the loader searches for a default boot kernel file. Based on the boot type (<code>-b</code> switch), the loader utility searches in the processor-specific loader directory for the boot kernel file as described in “ADSP-2106x/21160 Boot Kernels” on page 3-16.
<code>-o filename</code>	Directs the loader utility to use the specified <i>filename</i> as the name for the loader output file. If not specified, the default name is <i>input-file.ldr</i> .
<code>-p address</code>	PROM start address. Places the boot-loadable file at the specified address in the EPROM. If the <code>-p</code> switch does not appear on the command line, the loader utility starts the EPROM file at address 0x0; this EPROM address corresponds to 0x800000 on ADSP-21060/21061/21062, ADSP-21065L, and ADSP-21160 processors.
<code>-proc processor</code>	Specifies the processor. This a mandatory switch. The <i>processor</i> is one of the following: ADSP-21060, ADSP-21061, ADSP-21062, ADSP-21065L, ADSP-21160

Loader for ADSP-2106x/21160 SHARC Processors

Table 3-15. ADSP-2106x/21160 Loader Command-Line Switches (Cont'd)


Switch	Description
-si-revision # none any	<p>The <code>-si-revision {# none any}</code> switch provides a silicon revision of the specified processor.</p> <p>The switch parameter represents a silicon revision of the processor specified by the <code>-proc processor</code> switch. The parameter takes one of three forms:</p> <ul style="list-style-type: none"> • The <code>none</code> value indicates that the VisualDSP++ ignores silicon errata. • The <code>#</code> value indicates one or more decimal digits, followed by a point, followed by one or two decimal digits. Examples of revisions are: 0.0; 1.12; 23.1. Revision 0.1 is distinct from and “lower” than revision 0.10. The digits to the left of the point specify the chip tapeout number; the digits to the right of the point identify the metal mask revision number. The number to the right of the point cannot exceed decimal 255. • The <code>any</code> value indicates that VisualDSP++ produces an output file that can be run at any silicon revision. <p>The switch generates either a warning about any potential anomalous conditions or an error if any anomalous conditions occur.</p> <p> In the absence of the switch parameter (a valid revision value)—<code>-si-revision</code> alone or with an invalid value—the loader utility generates an error.</p>
-t#	<p>(Host boot only) Specifies timeout cycles; for example, <code>-t100</code>. Limits the number of cycles that the processor spends initializing external memory with zeros. Valid timeout values (<code>#</code>) range from 3 to 32765 cycles; 32765 is the default. The <code>#</code> is directly related to the number of cycles the processor locks the bus for boot-loading, instructing the processor to lock the bus for no more than two times the timeout number of cycles. When working with a fast host that cannot tolerate being locked out of the bus, use a relatively small timeout value.</p>
-use32bitTagsfor ExternalMemory- Blocks	<p>Directs the loader utility to treat the external memory sections as 32-bit sections, as specified in the <code>.ldf</code> file and does not pack them into 48-bit sections before processing. This option is useful if the external memory sections are packed by the linker and do not need the loader utility to pack them again.</p>


Table 3-15. ADSP-2106x/21160 Loader Command-Line Switches (Cont'd)

Switch	Description
-v	Outputs verbose loader utility messages and status information as the utility processes files.
-version	Directs the loader utility to show its version information. Type <code>elfloader -version</code> to display the version of the loader drive. Add the <code>-proc</code> switch, for example, <code>elfloader -proc ADSP-21062 -version</code> to display version information of both loader drive and SHARC loader utility.

Using VisualDSP++ Interface (Load Page)

After selecting a **Loader file** as the target type on the **Project** page in VisualDSP++ **Project Options** dialog box, modify the default options on the **Load: Processor** page (also called loader property page). Click **OK** to save the selections. Selecting **Build Project** from the **Project** menu generates a loader file. For information relative to a specific processor, refer to the VisualDSP++ online help for that processor.

VisualDSP++ invokes the `elfloader` utility to build the output file. The **Load** page buttons and fields correspond to loader command-line switches and parameters (see [Table 3-15 on page 3-28](#)). Use the **Additional Options** box to enter options that do not have dialog box equivalents.

 For ADSP-21020 processors, the only permitted boot mode is JTAG: `-bJTAG` is automatically entered in the **Additional Options** box.

4 LOADER FOR ADSP-21161 SHARC PROCESSORS

This chapter explains how the loader utility (`elfloader.exe`) is used to convert executable (`.dxe`) files into boot-loadable files for ADSP-21161 SHARC processors.

Refer to [“Introduction” on page 1-1](#) for the loader utility overview; the introductory material applies to all processor families. Refer to [“Loader for ADSP-2106x/21160 SHARC Processors” on page 3-1](#) for information about ADSP-21060, ADSP-21061, ADSP-21062, ADSP-21065L, and ADSP-21160 processors. Refer to [“Loader for ADSP-2126x/2136x/2137x SHARC Processors” on page 5-1](#) for information about ADSP-2126x and ADSP-2136x processors.

Loader operations specific to ADSP-21161 SHARC processors are detailed in the following sections.

- [“ADSP-21161 Processor Booting” on page 4-2](#)
Provides general information about various boot modes, including information about boot kernels.
- [“ADSP-21161 Processor Loader Guide” on page 4-24](#)
Provides reference information about the loader utility’s graphical user interface, command-line syntax, and switches.

Refer to *EE-177 SHARC SPI Booting*, *EE-199 Link Port Booting on the ADSP-21161 SHARC DSP*, *EE-209 Asynchronous Host Interface on the ADSP-21161 SHARC DSP* on the Analog Devices Processor Web site for related information.

ADSP-21161 Processor Booting

ADSP-21161 processors support five boot modes: EPROM, host, link port, SPI port, and no-boot (see [Table 4-1](#) and [Table 4-2](#) on page 4-4.) Boot-loadable files for these modes pack boot data into words of appropriate widths and use an appropriate DMA channel of the processor's DMA controller to boot-load the words.

- When booting from an EPROM through the external port, the ADSP-21161 processor reads boot data from an 8-bit external EPROM.
- When booting from a host processor through the external port, the ADSP-21161 processor accepts boot data from 8- or 16-bit host microprocessor.
- When booting through the link port, the ADSP-21161 processor receives boot data through the link port as 4-bit wide data in link buffer 4.
- When booting through the SPI port, the ADSP-21161 processor uses DMA channel 8 of the IO processor to transfer instructions to internal memory. In this boot mode, the processor receives data in the `SPIRX` register.
- In no-boot mode, ADSP-21161 processors begin executing instructions from external memory.

Software developers who use the loader utility should be familiar with the following operations:

- [“Power-Up Booting Process” on page 4-3](#)
- [“Boot Mode Selection” on page 4-4](#)
- [“ADSP-21161 Processor Boot Modes” on page 4-5](#)
- [“ADSP-21161 Processor Boot Kernels” on page 4-16](#)

- “Boot Kernel Modification and Loader Issues” on page 4-18
- “ADSP-21161 Processor Interrupt Vector Table” on page 4-21
- “ADSP-21161 Multi-Application (Multi-DXE) Management” on page 4-21

Power-Up Booting Process

ADSP-21161 processors include a hardware feature that boot-loads a small, 256-instruction program into the processor’s internal memory after power-up or after the chip reset. These instructions come from a program called boot kernel. When executed, the boot kernel facilitates booting of user application code. The combination of the boot kernel and application code comprises the boot-loadable (.ldr) file.

At power-up, after the chip reset, the booting process includes the following steps.

1. Based on the boot mode, an appropriate DMA channel is automatically configured for a 256-instruction transfer. This transfer boot-loads the boot kernel program into the processor memory.
2. The boot kernel runs and loads the application executable code and data.
3. The boot kernel overwrites itself with the first 256 words of the application at the end of the booting process. After that, the application executable code starts running.

The boot mode selection directs the system to prepare the appropriate boot kernel.

Boot Mode Selection

The state of the $\overline{\text{LBOOT}}$, $\overline{\text{EBOOT}}$, and $\overline{\text{BMS}}$ pins selects the ADSP-21161 processor's boot mode. Table 4-1 and Table 4-2 show how the pin states correspond to the modes.

Table 4-1. ADSP-21161 Boot Mode Pins

Pin	Type	Description
$\overline{\text{EBOOT}}$	I	EPROM boot – when $\overline{\text{EBOOT}}$ is high, the processor boot-loads from an 8-bit EPROM through the processor's external port. When $\overline{\text{EBOOT}}$ is low, the $\overline{\text{LBOOT}}$ and $\overline{\text{BMS}}$ pins determine booting mode.
$\overline{\text{LBOOT}}$	I	Link port boot – when $\overline{\text{LBOOT}}$ is high and $\overline{\text{EBOOT}}$ is low, the processor boots from another SHARC processor through the processor's link port. When $\overline{\text{LBOOT}}$ is low and $\overline{\text{EBOOT}}$ is low, the processor boots from a host processor through the processor's external port.
$\overline{\text{BMS}}$	I/O/T ¹	Boot memory select – when boot-loading from EPROM ($\overline{\text{EBOOT}}=1$ and $\overline{\text{LBOOT}}=0$), the pin is an <i>output</i> and serves as the chip select for the EPROM. In a multiprocessor system, $\overline{\text{BMS}}$ is output by the bus master. When host-booting, link-booting, or SPI-booting ($\overline{\text{EBOOT}}=0$), $\overline{\text{BMS}}$ is an input and must be high.

1 Three-statable in EPROM boot mode (when $\overline{\text{BMS}}$ is an output).

Table 4-2. ADSP-21161 Boot Mode Pin States

$\overline{\text{EBOOT}}$	$\overline{\text{LBOOT}}$	$\overline{\text{BMS}}$	Booting Mode
1	0	Output	EPROM (connects $\overline{\text{BMS}}$ to EPROM chip select)
0	0	1 (Input)	Host processor
0	1	1 (Input)	Link port
0	1	0 (Input)	Serial port (SPI)
0	0	0 (Input)	No-boot (processor executes from external memory)

ADSP-21161 Processor Boot Modes

ADSP-21161 processors support these boot modes: EPROM, host, link, and SPI. The following section describe each of the modes.

- [“EPROM Boot Mode” on page 4-5](#)
- [“Host Boot Mode” on page 4-9](#)
- [“Link Port Boot Mode” on page 4-12](#)
- [“SPI Port Boot Mode” on page 4-14](#)
- [“No-Boot Mode” on page 4-16](#)



For multiprocessor booting, refer to [“ADSP-21161 Multi-Application \(Multi-DXE\) Management” on page 4-21](#).

EPROM Boot Mode


EPROM boot via the external port is selected when the $\overline{\text{EBOOT}}$ input is high and the $\overline{\text{LBOOT}}$ input is low. These settings cause the $\overline{\text{BMS}}$ pin to become an output, serving as chip select for the EPROM.

The DMAC_{10} control register is initialized for booting packing boot data into 48-bit instructions. EPROM boot mode uses channel 10 of the IO processor’s DMA controller to transfer the instructions to internal memory. For EPROM booting, the processor reads data from an 8-bit external EPROM.


After the boot process loads 256 words into memory locations 0×40000 through $0 \times 400FF$, the processor begins to execute instructions. Because most processor programs require more than 256 words of instructions and initialization data, the 256 words typically serve as a loading routine for the application. VisualDSP++ includes loading routines (boot kernels) that can load entire programs; see [“ADSP-21161 Processor Boot Kernels” on page 4-16](#) for more information.

ADSP-21161 Processor Booting

Refer to the *ADSP-21161 SHARC DSP Hardware Reference* for detailed information on DMA and system configurations.


-  Be aware that DMA channel differences between the ADSP-21161 and previous SHARC processors (ADSP-2106x) account for boot differences. Even with these differences, the ADSP-21161 processor supports the same boot capability and configuration as the ADSP-2106x processors. The $DMACx$ register default values differ because the ADSP-21161 processor has additional parameters and different DMA channel assignments. EPROM boot mode uses $EPB0$, DMA channel 10. Similar to ADSP-2106x processors, the ADSP-21161 processor boots from $DATA23-16$.

The processor determines the booting mode at reset from the $EBOOT$, $LBOOT$, and \overline{BMS} pin inputs. When $EBOOT=1$ and $LBOOT=0$, the processor boots from an EPROM through the external port and uses \overline{BMS} as the memory select output. For information on boot mode selection, see the boot memory select pin descriptions in [Table 4-1](#) and [Table 4-2](#) on [page 4-4](#).

-  When using any of the power-up boot modes, address $0x40004$ should not contain a valid instruction since it is not executed during the booting sequence. Place a NOP or $IDLE$ instruction at this location.

EPROM boot (boot space $8M \times 8$ -bit) through the external port requires that an 8-bit wide boot EPROM be connected to the processor data bus pins 23–16 ($DATA23-16$). The processor's lowest address pins should be connected to the EPROM address lines. The EPROM's chip select should be connected to \overline{BMS} , and its output enable should be connected to \overline{RD} .

In a multiprocessor system, the $\overline{\text{BMS}}$ output is driven by the ADSP-21161 processor bus master only. This allows the wired OR of multiple $\overline{\text{BMS}}$ signals for a single common boot EPROM.

 Systems can boot up to six ADSP-21161 processors from a single EPROM using the same code for each processor or differing code for each processor.

During reset, the ACK line is internally pulled high with the equivalent of an internal 20K ohm resistor and is held high with an internal keeper latch. It is not necessary to use an external pull-up resistor on the ACK line during booting or at any other time.

The RBWS and RBAM fields of the WAIT register are initialized to perform asynchronous access and generate seven wait states (eight cycles total) for the EPROM access in external memory space. Note that wait states defined for boot memory are applied to $\overline{\text{BMS}}$ asserted accesses.

Table 4-3 shows how DMA channel 10 parameter registers are initialized at reset. The count register (CEP0) is initialized to 0x0100 to transfer 256 words to internal memory. The external count register (ECEP0), used when external addresses (BMS space) are generated by the DMA controller, is initialized to 0x0600 (0x0100 words at six bytes per word). The DMAC10 control register is initialized to 0x00 0561.

The default value sets up external port transfers as follows:

- DEN = 1, external port enabled
- MSWF = 0, LSB first
- PMODE = 101, 8-bit to 48-bit packing, Master = 1
- DTYPE = 1, three column data

ADSP-21161 Processor Booting

Table 4-3. DMA Channel 10 Parameter Registers for EPROM Booting

Parameter Register	Initialization Value
IIEPO	0x40000
IMEPO	Uninitialized (increment by 1 is automatic)
CEPO	0x100 (256-instruction words)
CPEPO	Uninitialized
GPEPO	Uninitialized
EIEPO	0x800000
EMEPO	Uninitialized (increment by 1 is automatic)
ECEPO	0x600 (256 words x 6 bytes/word)

The following sequence occurs at system start-up, when the processor $\overline{\text{RESET}}$ input goes inactive.

1. The processor goes into an idle state, identical to that caused by the `IDLE` instruction. The program counter (PC) is set to address 0x40004.
2. The DMA parameter registers for channel 10 are initialized as shown in [Table 4-3](#).
3. The $\overline{\text{BMS}}$ pin becomes the boot EPROM chip select.
4. 8-bit master mode DMA transfers from EPROM to the first internal memory address on the external port data bus lines 23–16.
5. The external address lines (`ADDR23–0`) start at 0x800000 and increment after each access.
6. The $\overline{\text{RD}}$ strobe asserts as in a normal memory access with seven wait states (eight cycles).

The processor's DMA controller reads the 8-bit EPROM words, packs them into 48-bit instruction words, and transfers them to internal memory until 256 words have been loaded. The EPROM is automatically selected by the $\overline{\text{BMS}}$ pin; other memory select pins are disabled.

The master DMA internal and external count registers (ECEP0/CEP0) decrement after each EPROM transfer. When both counters reach zero, the following wake-up sequence occurs:

1. DMA transfers stop.
2. External port DMA channel 10 interrupt (EP0I) is activated.
3. The $\overline{\text{BMS}}$ pin is deactivated, and normal external memory selects are activated.
4. The processor vectors to the EP0I interrupt vector at $0x40050$.

At this point, the processor has completed its boot and is executing instructions normally. The first instruction at the EP0I interrupt vector location, address $0x40050$, should be an RTI (return from interrupt). This process returns execution to the reset routine at location $0x40005$ where normal program execution can resume. After reaching this point, a program can write a different service routine at the EP0I vector location $0x40050$.

Host Boot Mode


The processor can boot from a host processor through the external port. Host booting is selected when the EBOOT and LBOOT inputs are low and $\overline{\text{BMS}}$ is high. Configured for host booting, the processor enters the slave mode after reset and waits for the host to download the boot program.

The DMAC10 control register is initialized for booting, packing boot data into 48-bit instructions. Channel 10 of the IO processor's DMA controller is used to transfer instructions to internal memory. Processors accept data from 8- or 16-bit host microprocessor (or other external devices).

ADSP-21161 Processor Booting

After the boot process loads 256 words into memory locations $0x40000$ through $0x400FF$, the processor begins executing instructions. Because most processor programs require more than 256 words of instructions and initialization data, the 256 words typically serve as a loading routine for the application. VisualDSP++ includes loading routines (boot kernels) that can load entire programs; refer to “[ADSP-21161 Processor Boot Kernels](#)” on page 4-16 for more information.

Refer to the *ADSP-21161 SHARC DSP Hardware Reference* for detailed information on DMA and system configurations.

 DMA channel differences between ADSP-21161 and previous SHARC family processors (ADSP-2106x) account for boot differences. Even with these differences, ADSP-21161 processors support the same boot capability and configuration as ADSP-2106x processors. The `DMAC10` register default values differ because the ADSP-21161 processor has additional parameters and different DMA channel assignments. Host boot mode uses `EPB0`, DMA channel 10.

The processor determines the boot mode at reset from the `EBOOT`, `LB00T`, and `BMS` pin inputs. When `EBOOT=0`, `LB00T=0`, and `BMS=1`, the processor boots from a host through the external port. Refer to [Table 4-1](#) and [Table 4-2](#) on page 4-4 for boot mode selection.

When using any of the power-up boot modes, address $0x40004$ should not contain a valid instruction. Because it is not executed during the boot sequence, place a `NOP` or `IDLE` instruction at this location.

During reset, the processor `ACK` line is internally pulled high with an equivalent 20K ohm resistor and is held high with an internal keeper latch. It is not necessary to use an external pull-up resistor on the `ACK` line during booting or at any other time.

Table 4-4 shows how the DMA channel 10 parameter registers are initialized at reset for host boot. The internal count register (CEP0) is initialized to 0x0100 to transfer 256 words to internal memory. The DMAC10 control register is initialized to 0000 0161.

The default value sets up external port transfers as follows:

- DEN = 1, external port enabled
- MSWF = 0, LSB first
- PMODE = 101, 8-bit to 48-bit packing
- DTYPE = 1, three column data

Table 4-4. DMA Channel 10 Parameter Register for Host Boot

Parameter Register	Initialization Value
IIEP0	0x0004 0000
IMEP0	Uninitialized (increment by 1 is automatic)
CEP0	0x0100 (256-instruction words)
CPEP0	Uninitialized
GPEP0	Uninitialized
EIEP0	Uninitialized
EMEP0	Uninitialized
ECEP0	Uninitialized

At system start-up, when the processor $\overline{\text{RESET}}$ input goes inactive, the following sequence occurs.

1. The processor goes into an idle state, identical to that caused by the IDLE instruction. The program counter (PC) is set to address 0x40004.
2. The DMA parameter registers for channel 10 are initialized as shown in Table 4-4.

ADSP-21161 Processor Booting

3. The host uses `HBR` and `CS` to arbitrate for the bus.
4. The host can write to `SYSCON` (if `HBG` and `READY` are returned) to change boot width from default.
5. The host writes boot information to external port buffer 0.

The slave DMA internal count register (`CEP0`) decrements after each transfer. When `CEP0` reaches zero, the following wake-up sequence occurs:

1. The DMA transfers stop.
2. The external port DMA channel 10 interrupt (`EP0I`) is activated.
3. The processor vectors to the `EP0I` interrupt vector at `0x40050`.

At this point, the processor has completed its boot mode and is executing instructions normally. The first instruction at the `EP0I` interrupt vector location, address `0x40050`, should be an `RTI` (return from interrupt). This process returns execution to the reset routine at location `0x40005` where normal program execution can resume. After reaching this point, a program can write a different service routine at the `EP0I` vector location `0x40050`.


Link Port Boot Mode

Link port boot uses DMA channel 8 of the IO processor to transfer instructions to internal memory. In this boot mode, the processor receives 4-bit wide data in link buffer 0.


After the boot process loads 256 words into memory locations `0x40000` through `0x400FF`, the processor begins to execute instructions. Because most processor programs require more than 256 words of instructions and initialization data, the 256 words typically serve as a loading routine for the application. VisualDSP++ includes loading routines (boot kernels)

that load an entire program through the selected port; refer to “ADSP-21161 Processor Boot Kernels” on page 4-16 for more information.

Refer to the *ADSP-21161 SHARC DSP Hardware Reference* for detailed information on DMA and system configurations.

 DMA channel differences between ADSP-21161 and previous SHARC family processors (ADSP-2106x) account for boot differences. Even with these differences, ADSP-21161 processors support the same boot capabilities and configuration as ADSP-2106x processors.

The processor determines the boot mode at reset from the $EBOOT$, $LBOOT$ and \overline{BMS} pin inputs. When $EBOOT=0$, $LBOOT=1$, and $BMS=1$, the processor boots through the link port. For information on boot mode selection, see [Table 4-1](#) and [Table 4-2](#) on page 4-4.

 When using any of the power-up booting modes, address $0x40004$ should not contain a valid instruction. Because it is not executed during the boot sequence, place a NOP or IDLE instruction at this location.

In link port boot, the processor gets boot data from another processor link port or 4-bit wide external device after system power-up.

The external device must provide a clock signal to the link port assigned to link buffer 0. The clock can be any frequency up to the processor clock frequency. The clock falling edges strobe the data into the link port. The most significant 4-bit nibble of the 48-bit instruction must be downloaded first.

[Table 4-5](#) shows how the DMA channel 8 parameter registers are initialized at reset. The count register ($CLB0$) is initialized to $0x0100$ to transfer 256 words to internal memory. The $LCTL$ register is overridden during link port boot to allow link buffer 0 to receive 48-bit data.

ADSP-21161 Processor Booting

Table 4-5. DMA Channel 8 Parameter Register for Link Port Boot

Parameter Register	Initialization Value
IILBO	0x0004 0000
IMLBO	Uninitialized (increment by 1 is automatic)
CLBO	0x0100 (256-instruction words)
CPLBO	Uninitialized
GPLBO	Uninitialized

In systems where multiple processors are not connected by the parallel external bus, booting can be accomplished from a single source through the link ports. To simultaneously boot all the processors, make a parallel common connection to link buffer 0 on each of the processors. If a daisy chain connection exists between the processors' link ports, each processor can boot the next processor in turn. Link buffer 0 must always be used for booting.


SPI Port Boot Mode

Serial peripheral interface (SPI) port booting uses DMA channel 8 of the IO processor to transfer instructions to internal memory. In this boot mode, the processor receives 8-bit wide data in the `SPIRX` register.

During the boot process, the program loads 256 words into memory locations `0x40000` through `0x400FF`. The processor subsequently begins executing instructions. Because most processor programs require more than 256 words of instructions and initialization data, the 256 words typically serve as a loading routine for the application. VisualDSP++ includes loading routines (boot kernels) which load an entire program through the selected port. See [“ADSP-21161 Processor Boot Kernels” on page 4-16](#) for more information.

Refer to the *ADSP-21161 SHARC DSP Hardware Reference* for detailed information on DMA and system configurations. For information about SPI slave booting, refer to *EE-177: SHARC SPI Booting*, located on the Analog Devices processor Web site.

The processor determines the boot mode at reset from the E_{BOOT} , L_{BOOT} , and \overline{BMS} pin inputs. When $E_{BOOT}=0$, $L_{BOOT}=1$, and $BMS=0$, the processor boots through its SPI port. For information on the boot mode selection, see [Table 4-1](#) and [Table 4-2 on page 4-4](#).

 When using any of the power-up booting modes, address $0x40004$ should not contain a valid instruction. Because it is not executed during the boot sequence, place a NOP or IDLE instruction placed at this location.

For SPI port boot, the processor gets boot data after system power-up from another processor's SPI port or another SPI compatible device.

[Table 4-6](#) shows how the DMA channel 8 parameter registers are initialized at reset. The SPI control register ($SPICTL$) is configured to $0x0A001F81$ upon reset during SPI boot.

This configuration sets up the $SPIRX$ register for 32-bit serial transfers. The $SPIRX$ DMA channel 8 parameter registers are configured to DMA in $0x180$ 32-bit words into internal memory normal word address space starting at $0x40000$. Once the 32-bit DMA transfer completes, the data is accessed as 3 column, 48-bit instructions. The processor executes a 256 word ($0x100$) boot kernel upon completion of the 32-bit, $0x180$ word DMA.

For 16-bit SPI hosts, two words are shifted into the 32-bit receive shift register before a DMA transfer to internal memory occurs. For 8-bit SPI hosts, four words are shifted into the 32-bit receive shift register before a DMA transfer to internal memory occurs.

ADSP-21161 Processor Booting

Table 4-6. DMA Channel 8 Parameter Register for SPI Port Boot

Parameter Register	Initialization Value
IISR_X	0x0004 0000
IMSR_X	Uninitialized (increment by 1 is automatic)
CSR_X	0x0180 (256-instruction words)
GPSR_X	Uninitialized

No-Boot Mode

No-boot mode causes the processor to start fetching and executing instructions at address `0x200004` in external memory space. In no-boot mode, the processor does not boot-load and all DMA control and parameter registers are set to their default initialization values. The loader utility does not produce the code for no-boot execution.

ADSP-21161 Processor Boot Kernels

The boot-loading process starts with a transfer of the boot kernel program into the processor memory. The boot kernel sets up the processor and loads boot data. After the boot kernel finishes initializing the rest of the system, the boot kernel loads boot data over itself with a final DMA transfer.

Four boot kernels ship with VisualDSP++; refer to [Table 4-7](#).

Table 4-7. ADSP-21161 Default Boot Kernel Files

PROM Booting	Link Booting	Host Booting	SPI Booting
161_prom.dxe	161_link.dxe	161_host.dxe	161_spi.dxe

Boot kernels are loaded at processor reset into the `seg_ldr` memory segment, which is defined in the `161_ldr.ldf`. The file is stored in the processor tools installation directory, `...\\211xx\\ldr`.

ADSP-21161 Processor Boot Streams

The loader utility produces the boot stream in blocks and inserts header words at the beginning of data blocks in the loader (.ldr) file. The boot kernel uses header words to properly place data and instruction blocks into processor memory. The header format for PROM, host, and link boot-loader files is as follows.

```
0x00000000DDDD
0xAAAAAAAALLLL
```

In the above example, D is a data block type tag, A is a block start address, and L is a block word length.

For single-processor systems, the data block header has three 32-bit words in SPI boot mode, as follows.

0xLLLLLLLL	First word. Data word length or data word count of the data block.
0xAAAAAAAA	Second word. Data block start address.
0x000000DD	Third word. Tag of data block type.

The boot kernel examines the tag to determine the type of data or instruction being loaded. [Table 4-8](#) lists ADSP-21161N processor block tags.

Table 4-8. ADSP-21161N Processor Block Tags

Tag Number	Block Type	Tag Number	Block Type
0x0000	final init	0x000E	init pm48
0x0001	zero dm16	0x000F	zero dm64
0x0002	zero dm32	0x0010	init dm64
0x0003	zero dm40	0x0012	init pm64
0x0004	init dm16	0x0013	init pm8 ext
0x0005	init dm32	0x0014	init pm16 ext

ADSP-21161 Processor Booting

Table 4-8. ADSP-21161N Processor Block Tags (Cont'd)

Tag Number	Block Type	Tag Number	Block Type
0x0007	zero pm16	0x0015	init pm32 ext
0x0008	zero pm32	0x0016	init pm48 ext
0x0009	zero pm40	0x0017	zero pm8 ext
0x000A	zero pm48	0x0018	zero pm16 ext
0x000B	init pm16	0x0019	zero pm32 ext
0x000C	init pm32	0x001A	zero pm48 ext
0x0011	zero pm64		

Boot Kernel Modification and Loader Issues

Some systems require boot kernel customization. In addition, the operation of other tools (such as the C/C++ compiler) is influenced by whether the loader utility is used.

If you do not specify a boot kernel file via the **Load** page of the **Project Options** dialog box in VisualDSP++ (or via the `-l kernelfile` command-line switch), the loader utility places a default boot kernel in the loader output file (see “[ADSP-21161 Processor Boot Kernels](#)” on page 4-16) based on the specified boot mode.

Rebuilding a Boot Kernel File

If you modify the boot kernel source (`.asm`) file by inserting correct values for your system, you must rebuild the boot kernel (`.dxe`) before generating the boot-loadable (`.ldr`) file. The boot kernel source file contains default values for the `SYSCON` register. The `WAIT`, `SDCTL`, and `SDRDIV` initialization code is in the boot kernel file comments.

To Modify a Boot Kernel Source File

1. Copy the applicable boot kernel source file (161_link.asm, 161_host.asm, 161_prom.asm, or 161_spi.asm).
2. Apply the appropriate initializations of the SYSCON and WAIT registers.

After modifying the boot kernel source file, rebuild the boot kernel (.dxe) file. Do this from the VisualDSP++ IDDE (refer to VisualDSP++ online Help for details), or rebuild the boot kernel file from the command line.

Rebuilding a Boot Kernel Using Command Lines

Rebuild a boot kernel using command lines as follows.

EPROM Boot. The default boot kernel source file for EPROM booting is 161_prom.asm. After copying the default file to my_prom.asm and modifying it to suit your system, use the following command lines to rebuild the boot kernel.

```
easm21k -proc ADSP-21161 my_prom.asm  
linker -T 161_ldr.ldf my_prom.doj
```

Host Boot. The default boot kernel source file for host booting is 161_host.asm. After copying the default file to my_host.asm and modifying it to suit your system, use the following command lines to rebuild the boot kernel.

```
easm21k -proc ADSP-21161 my_host.asm  
linker -T 161_ldr.ldf my_host.doj
```

ADSP-21161 Processor Booting

Link Boot. The default boot kernel source file for link booting is `161_link.asm`. After copying the default file to `my_link.asm` and modifying it to suit your system, use the following command lines to rebuild the boot kernel.

```
easm21k -proc ADSP-21161 my_link.asm  
linker -T 161_ldr.ldf my_link.doj
```

SPI Boot. The default boot kernel source file for link booting is `161_SPI.asm`. After copying the default file to `my_SPI.asm` and modifying it to suit your system, use the following command lines to rebuild the boot kernel:

```
easm21k -proc ADSP-21161 my_SPI.asm  
linker -T 161_ldr.ldf my_SPI.doj
```

Loader File Issues

If you modify the boot kernel for the EPROM, host, SPI, or link booting modes, ensure that the `seg_ldr` memory segment is defined in the `.ldf` file. Refer to the source of this memory segment in the `.ldf` file located in the `...\ldr\` directory of the of the target processor.

Because the loader utility uses this address for the first location of the reset vector during the boot-load process, avoid placing code at this address. When using any of the processor's power-up boot modes, ensure that this address does not contain a critical instruction. Because this address is not executed during the booting sequence, place a `NOP` or `IDLE` in this location. The loader utility generates a warning if the vector address `0x40004` does not contain `NOP` or `IDLE`.



When using VisualDSP++ to create the loader file, specify the name of the customized boot kernel executable in the **Kernel file** box on the **Load** page of the **Project Options** dialog box.

ADSP-21161 Processor Interrupt Vector Table

If the ADSP-21161 processor is booted from an external source (EPROM, host, link port, or SPI), the interrupt vector table is located in internal memory. If the processor is not booted and executes from external memory (no-boot mode), the vector table must be located in external memory.

The `IIVT` bit in the `SYSCON` control register can be used to override the booting mode in determining where the interrupt vector table is located. If the processor is not booted (no-boot mode), setting `IIVT` to 1 selects an internal vector table, and setting `IIVT` to zero selects an external vector table. If the processor is booted from an external source (any boot mode other than no-boot), `IIVT` has no effect. The default initialization value of `IIVT` is zero.

ADSP-21161 Multi-Application (Multi-DXE) Management

Currently, the loader utility generates single-processor loader files for host, link, and SPI port boot. The loader utility supports multiprocessor EPROM boot only. The application code must be modified to properly set up multiprocessor booting in host, link, and SPI port boot modes.

There are two methods by which a multiprocessor system can be booted:

- [“Boot From a Single EPROM”](#)
- [“Sequential EPROM Boot”](#)

Regardless of the method, the processors perform the following steps.

1. Arbitrate for the bus
2. Upon becoming bus master, DMA the 256-word boot stream

ADSP-21161 Processor Booting

3. Release the bus
4. Execute the loaded instructions

Boot From a Single EPROM

The loader utility can produce boot-loadable files that permit SHARC processors in a multiprocessor system to boot from a single EPROM. The $\overline{\text{BMS}}$ signals from each processor may be wire ORed together to drive the EPROM's chip select pin. Each processor can boot in turn, according to its priority. When the last processor has finished booting, it must inform the other processors (which may be in the idle state) that program execution can begin (if all processors are to begin executing instructions simultaneously).

When multiple processors boot from a single EPROM, the processors can boot identical code or different code from the EPROM. If the processors load differing code, use a jump table in the loader file (based on processor ID) to select the code for each processor.

Sequential EPROM Boot

Set the EBOOT pin of the processor with ID# of 1 high for EPROM booting. The other processors should be configured for host boot ($\text{EBOOT}=0$, $\text{LBOOT}=0$, and $\text{BMS}=1$), leaving them in the idle state at startup and allowing the processor with $\text{ID}=1$ to become bus master and boot itself. Connect the $\overline{\text{BMS}}$ pin of processor #1 only to the EPROM's chip select pin. When processor #1 has finished booting, it can boot the remaining processors by writing to their external port DMA buffer 0 (EPB0) via the multiprocessor memory space.

Processor ID Numbers

A single-processor system requires only one input (.dxe) file without any prefix and suffix to the input file name, for example:

```
elfloader -proc ADSP-21161 -bprom Input.dxe
```

A multiprocessor system requires a distinct processor ID number for each input file on the command line. A processor ID is provided via the `-id#exe=filename.dxe` switch, where # is 1 to 6.

In the following example, the loader utility processes the input file `Input1.dxe` for the processor with an ID of 1 and the input file `Input2.dxe` for the processor with an ID of 2.

```
elfloader -proc ADSP-21161 -bprom -id1exe=Input1.dxe  
-id2exe=Input2.dxe
```

If the executable for the # processor is identical to the executable of the N processor, the output loader file contains only one copy of the code from the input file, as directed by the command-line switch `-id#ref=N` used in the example:

```
elfloader -proc ADSP-21161 -bprom -id1exe=Input.dxe -id2ref=1
```


where 2 is the processor ID, and 1 is another processor ID referenced by processor 2.

The loader utility points the `id(2)exe` loader jump table entry to the `id(1)exe` image, effectively reducing the size of the loader file.

ADSP-21161 Processor Loader Guide

Loader operations depend on the loader options, which control how the loader utility processes executable files. You select features such as boot modes, boot kernels, and output file formats via the options. The options are specified on the loader utility's command line or via the **Load** page of the **Project Options** dialog box in the VisualDSP++ environment.

The **Load** page consists of multiple panes. For information specific to the ADSP-21161 processor, refer to the VisualDSP++ online help for that processor. When you open the **Load** page, the default loader settings for the selected processor are already set. Use the **Additional Options** box to enter options that have no dialog box equivalent.

 Option settings on the **Load** page correspond to switches displayed on the command line.

These sections describe how to produce a bootable loader (.ldr) file:

- [“Using ADSP-21161 Loader Command Line” on page 4-25](#)
- [“Using VisualDSP++ Interface \(Load Page\)” on page 4-32](#)

Using ADSP-21161 Loader Command Line

Use the following syntax for the ADSP-21161 loader command line.

```
elfloader inputfile -proc ADSP-21161 -switch [-switch...]
```

where:

- *inputfile*—Name of the executable file (.dxe) to be processed into a single boot-loadable file. An input file name can include the drive and directory. Enclose long file names within straight quotes, “long file name”.
- -proc ADSP-21161—Part number of the processor for which the loadable file is built. The -proc switch is mandatory.
- -switch ...—One or more optional switches to process. Switches select operations and boot modes for the loader utility. A list of all switches and their descriptions appear in [Table 4-10 on page 4-28](#).



Command-line switches are not case-sensitive and placed on the command line in any order.

Single-Processor Systems

The following command line,

```
elfloader Input.dxe -bSPI -proc ADSP-21161
```

runs the loader utility with:

- *Input.dxe*—Identifies the executable file to process into a boot-loadable file for a single-processor system. Note that the absence of the -o switch causes the output file name to default to *Input.ldr*.

ADSP-21161 Processor Loader Guide

- `-bSPI`—Specifies SPI port booting as the boot type for the boot-loadable file.
- `-proc ADSP-21161`—Specifies ADSP-21161 as the target processor.

Multiprocessor Systems

The following command line,

```
elfloader -proc ADSP-21161 -bprom -id1exe=Input1.dxe  
          -id2exe=Input2.dxe
```

runs the loader utility with:

- `-proc ADSP-21161`—Specifies ADSP-21161 as the target processor.
- `-bprom`—Specifies EPROM booting as the boot type for the boot-loadable file.
- `-id1exe=Input1.dxe`—Identifies `Input1.dxe` as the executable file to process into a boot-loadable file for a processor with ID of 1 (see [“Processor ID Numbers” on page 4-23](#)).
- `-id2exe=Input2.dxe`—Identifies `Input2.dxe` as the executable file to process into a boot-loadable file for a processor with ID of 2 (see [“Processor ID Numbers” on page 4-23](#)).

File Searches

File searches are important in loader processing. The loader utility supports relative and absolute directory names, default directories, and user-selected directories for file search paths. File searches occur as described [on page 1-16](#).

File Extensions

Some loader switches take a file name as an optional parameter. [Table 4-9](#) lists the expected file types, names, and extensions.

Table 4-9. File Extensions

Extension	File Description
.dxe	Executable files and boot kernel files. The loader utility recognizes overlay memory files (.ovl) and shared memory files (.sm) but does not expect these files on the command line. Place .ovl and .sm files in the same directory as the .dxe file that refers to them so the loader utility can find them when processing the .ldr file. The .ovl and .sm files can also be placed in the .ovl and .sm file output directory specified in the .ldf file.
.ldr	Loader output file

ADSP-21161 Processor Loader Guide

Loader Command-Line Switches

Table 4-10 is a summary of the ADSP-21161 loader switches.

Table 4-10. ADSP-21161 Loader Command Line Switches

Switch	Description
-bprom -bhost -blink -bspi	<p>Specifies the boot mode. The <code>-b</code> switch directs the loader utility to prepare a boot-loadable file for the specified boot mode. The valid modes (boot types) are PROM, host, link, and SPI.</p> <p>If the switch does not appear on the command line, the default is <code>-bprom</code>.</p> <p>To use a custom boot kernel, the boot mode selected with the <code>-b</code> switch must correspond with the boot kernel selected with the <code>-l kernelfile</code> switch. Otherwise, the loader utility automatically selects a default boot kernel based on the selected boot type (see “ADSP-21161 Processor Boot Kernels” on page 4-16).</p>
-efilename	<p>Except shared memory. The <code>-e</code> switch omits the specified shared memory (<code>.sm</code>) file from the output loader file. Use this option to omit the shared parts of the executable file intended to boot a multiprocessor system.</p> <p>To omit multiple <code>.sm</code> files, repeat the switch and its parameter multiple times on the command line. For example, to omit two files, use: <code>-efileA.SM -efileB.SM</code>.</p> <p>In most cases, it is not necessary to use the <code>-e</code> switch: the loader utility processes the <code>.sm</code> files efficiently (includes a single copy of the code and data from each <code>.sm</code> file in a loader file).</p>
-fhex -fASCII -fbinary -finclude -fS1 -fS2 -fS3	<p>Specifies the format of the boot-loadable file (Intel hex-32, ASCII, include, binary, S1, S2, and S3 (Motorola S-records)). If the <code>-f</code> switch does not appear on the command line, the default boot file format is hex for PROM, and ASCII for host, link, or SPI.</p> <p>Available formats depend on the boot mode selection (<code>-b</code> switch):</p> <ul style="list-style-type: none">• For a PROM boot, select a hex-32, S1, S2, S3, ASCII, or include format.• For host or link boot, select an ASCII, binary, or include format.• For SPI boot, select an ASCII or binary format.

Loader for ADSP-21161 SHARC Processors

Table 4-10. ADSP-21161 Loader Command Line Switches (Cont'd)


Switch	Description
-h or -help	<p>Command-line help. Outputs the list of command-line switches to standard output and exits.</p> <p>Combining the -h switch with -proc ADSP-21161; for example, <code>elfloader -proc ADSP-21161 -h</code>, yields the loader syntax and switches for ADSP-21161 processors. By default, the -h switch alone provides help for the loader driver.</p>
-hostwidth #	<p>Sets up the word width for the <code>.ldr</code> file. By default, the word width for PROM and host is 8, for link is 16, and for SPI is 32. The valid word widths for the various boot modes are:</p> <ul style="list-style-type: none"> PROM—8 for hex or ASCII format, 8 or 16 for include format host—8 or 16 for ASCII or binary format, 16 for include format link—16 for ASCII, binary, or include format SPI—8, 16, or 32 for Intel hex 32 or ASCII format
-id#exe= <i>filename</i>	<p>Specifies the processor ID. The <code>-id#exe=</code> switch directs the loader utility to use the processor ID (<code>#</code>) for the corresponding executable file (<i>filename</i>) when producing a boot-loadable file for EPROM boot of a multiprocessor system. This switch is used only to produce a boot-loadable file that boots multiple processors from a single EPROM.</p> <p>Valid values for <code>#</code> are 0, 1, 2, 3, 4, 5, and 6.</p> <p>Do not use this switch for single-processor systems. For single-processor systems, use <i>filename</i> as a parameter without a switch. For more information, refer to “Processor ID Numbers” on page 4-23.</p>
-id#ref= <i>N</i>	<p>Points the processor ID (<code>#</code>) loader jump table entry to the ID (<i>N</i>) image. If the executable file for the (<code>#</code>) processor is identical to the executable of the (<i>N</i>) processor, the switch can be used to set the PROM start address of the processor with ID of <code>#</code> to be the same as for the processor with ID of <i>N</i>. This effectively reduces the size of the loader file by providing a single copy of an executable to two or more processors in a multiprocessor system. For more information, refer to “Processor ID Numbers” on page 4-23.</p>

ADSP-21161 Processor Loader Guide

Table 4-10. ADSP-21161 Loader Command Line Switches (Cont'd)

Switch	Description
<code>-l kernelfile</code>	Directs the loader utility to use the specified <i>kernelfile</i> as the boot-loading routine in the output boot-loadable file. The boot kernel selected with this switch must correspond to the boot mode selected with the <code>-b</code> switch. If the <code>-l</code> switch does not appear on the command line, the loader utility searches for a default boot kernel file. Based on the boot mode (<code>-b</code> switch), the loader utility searches in the processor-specific loader directory for the boot kernel file as described in “ADSP-21161 Processor Boot Kernels” on page 4-16.
<code>-o filename</code>	Directs the loader utility to use the specified <i>filename</i> as the name for the loader output file. If not specified, the default name is <i>inputfile.ldr</i> .
<code>-p address</code>	Directs the loader utility to start the boot-loadable file at the specified address in the EPROM. This EPROM address corresponds to <code>0x8000000</code> on the ADSP-21161 processor. If the <code>-p</code> switch does not appear on the command line, the loader utility starts the EPROM file at address <code>0x0</code> .
<code>-proc ADSP-21161</code>	Specifies the processor. This is a mandatory switch.

Table 4-10. ADSP-21161 Loader Command Line Switches (Cont'd)

Switch	Description
-si-revision # none any	<p>The <code>-si-revision (# none any)</code> switch provides a silicon revision of the specified processor.</p> <p>The switch parameter represents a silicon revision of the processor specified by the <code>-proc processor</code> switch. The parameter takes one of three forms:</p> <ul style="list-style-type: none"> • The <code>none</code> value indicates that the VisualDSP++ ignores silicon errata. • The <code>#</code> value indicates one or more decimal digits, followed by a point, followed by one or two decimal digits. Examples of revisions are: 0.0; 1.12; 23.1. Revision 0.1 is distinct from and “lower” than revision 0.10. The digits to the left of the point specify the chip tape-out number; the digits to the right of the point identify the metal mask revision number. The number to the right of the point cannot exceed decimal 255. • The <code>any</code> value indicates that VisualDSP++ produces an output file that can be run at any silicon revision. <p>The switch generates either a warning about any potential anomalous conditions or an error if any anomalous conditions occur. In the absence of the silicon revision switch, the loader utility selects the greatest silicon revision it is aware of, if any.</p> <p style="text-align: center;"> In the absence of the switch parameter (a valid revision value)—<code>-si-revision</code> alone or with an invalid value—the loader utility generates an error.</p>
-t#	<p>(Host boot type only) Specifies timeout cycles. The <code>-t</code> switch (for example, <code>-t100</code>) limits the number of cycles that the processor spends initializing external memory with zeros. Valid values range from 3 to 32765 cycles; 32765 is the default value.</p> <p>The timeout value (<code>#</code>) is related directly to the number of cycles the processor locks the bus for boot-loading, instructing the processor to lock the bus for no more than two times the timeout number of cycles. When working with a fast host that cannot tolerate being locked out of the bus, use a relatively small timeout value.</p>

ADSP-21161 Processor Loader Guide

Table 4-10. ADSP-21161 Loader Command Line Switches (Cont'd)

Switch	Description
-v	Outputs verbose loader messages and status information as the loader utility processes files.
-version	Directs the loader utility to show its version information. Type <code>elfloader -version</code> to display the version of the loader drive. Add the <code>-proc</code> switch, for example, <code>elfloader -proc ADSP-21161 -version</code> to display version information of both loader drive and SHARC loader.

Using VisualDSP++ Interface (Load Page)

After selecting a **Loader file** as the target type on the **Project** page in VisualDSP++ **Project Options** dialog box, modify the default options on the **Load: Processor** page (also called loader property page). Click **OK** to save the selections. Selecting **Build Project** from the **Project** menu generates a loader file. For information relative to a specific processor, refer to the VisualDSP++ online help for that processor.

VisualDSP++ invokes the `elfloader` utility to build the output file. The **Load** page buttons and fields correspond to loader command-line switches and parameters (see [Table 4-10 on page 4-28](#)). Use the **Additional Options** box to enter options that do not have dialog box equivalents.

5 LOADER FOR ADSP-2126X/2136X/2137X SHARC PROCESSORS

This chapter explains how the loader utility (`elfloader.exe`) is used to convert executable (`.dxe`) files into boot-loadable files for ADSP-2126x, ADSP- 2136x, and ADSP-2137x SHARC processors.

Refer to [“Introduction” on page 1-1](#) for the loader utility overview; the introductory material applies to all processor families. Refer to [“Loader for ADSP-2106x/21160 SHARC Processors” on page 3-1](#) for information about ADSP-21060, ADSP-21061, ADSP-21062, ADSP-21065L, and ADSP-21160 processors. Refer to [“Loader for ADSP-21161 SHARC Processors” on page 4-1](#) for information about ADSP-21161 processors.

Loader operations specific to ADSP-2126x/2136x/2137x SHARC processors are detailed in the following sections.

- [“ADSP-2126x/2136x/2137x Processor Booting”](#)
Provides general information about various booting modes, including information about boot kernels.
- [“ADSP-2126x/2136x/2137x Processor Loader Guide”](#)
Provides reference information about the graphical user interface, command-line syntax, and switches.

ADSP-2126x/2136x/2137x Processor Booting

ADSP-2126x, ADSP-2136x, and ADSP-2137x processors can be booted from an external PROM memory device via the parallel port (PROM mode) or via the serial peripheral interface (SPI slave, SPI flash, or SPI master mode). In no-boot mode, the processor is booted from the internal ROM (only available on some processors).

- In parallel port boot mode, the loader output file (.ldr) is stored in an 8-bit wide parallel PROM device and fetched by the processor.



On the ADSP-2126x/2136x/2137x processors, whether supporting multiprocessing or not, there is no ID lookup table between the kernel and the rest of the application.

- In SPI slave boot mode, the loader file is transmitted to the processor by a host processor configured as an SPI master.
- There are three cases for the SPI master boot mode: SPI master (no address), SPI PROM (16-bit address), and SPI flash (24-bit address). The difference between these modes is the way the slave device sends the first word of the .ldr file. In SPI PROM and SPI flash boot modes, the .ldr file is stored in a passive memory device and fetched by the processor. In SPI master, the .ldr file is transmitted to the processor by a host processor configured as an SPI slave.
- In no-boot mode, the processor fetches and executes instructions directly from the internal memory, bypassing the boot kernel entirely. The loader utility does not produce a file supporting the no-boot mode.

Software developers who use the loader utility should be familiar with the following operations.

- [“Power-Up Booting Process” on page 5-3](#)
- [“Boot Mode Selection” on page 5-4](#)
- [“ADSP-2126x/2136x/2137x Processors Boot Modes” on page 5-5](#)
- [“ADSP-2126x/2136x/2137x Processors Boot Kernels” on page 5-19](#)
- [“ADSP-2126x/2136x/2137x Processors Interrupt Vector Table” on page 5-22](#)
- [“ADSP-2126x/2136x/2137x Processor Boot Streams” on page 5-23](#)

Power-Up Booting Process

ADSP-2126x, ADSP-2136x, and ADSP-2137x processors include a hardware feature that boot-loads a small, 256-instruction, program into the processor’s internal memory after power-up or after the chip reset. These instructions come from a program called a boot kernel. When executed, the boot kernel facilitates booting of user application code. The combination of the boot kernel and application code comprise the boot-loadable (.ldr) file.

At power-up, after the chip reset, the booting process includes the following steps.

1. Based on the boot type, an appropriate DMA channel is automatically configured for a 384-word (32-bit) transfer. This transfer boot-loads the boot kernel program into the processor memory.

ADSP-2126x/2136x/2137x Processor Booting

2. The boot kernel runs and loads the application executable code and data.
3. The boot kernel overwrites itself with the first 256 words of the application at the end of the booting process. After that, the application executable code starts running.

The boot type selection directs the system to prepare the appropriate boot kernel.

Boot Mode Selection

Unlike previous SHARC processors, ADSP-2126x/2136x/2137x processors do not have a boot memory select ($\overline{\text{BMS}}$) pin. On the ADSP-2126x/2136x/2137x processor, the boot type is determined by sampling the state of the `BOOTCFGx` pins, as described in [Table 5-1](#). A description of each boot type follows in [“ADSP-2126x/2136x/2137x Processors Boot Modes”](#).

Table 5-1. ADSP-2126x/2136x Boot Mode Pins

BOOT_CFG[1-0]	Boot Mode	Boot Mode Selection
00	SPI slave	-bspislave
01	SPI master (SPI flash, SPI PROM, or a host processor via SPI master mode)	-bspiflash -bspiprom -bspimaster
10	EPROM boot via the parallel port	-bprom
11	Internal boot. (Not available on all ADSP-2126x processors).	Does not use the loader utility

ADSP-2126x/2136x/2137x Processors Boot Modes

The following sections describe the ADSP-2126x/2136x/2137x processor boot types:

- “PROM Boot Mode” on page 5-5
- “SPI Port Boot Modes” on page 5-8
- “Internal Boot Mode” on page 5-17

PROM Boot Mode

ADSP-2126x/2136x/2137x processors support an 8-bit boot mode through the parallel port. This mode is used to boot from external 8-bit-wide memory devices. The processor is configured for 8-bit boot mode when the `BOOT_CFG1-0` pins = 10. When configured for parallel booting, the parallel port transfers occur with the default bit settings for the `PPCTL` register (shown in [Table 5-2](#)).

Table 5-2. PPCTL Register Settings for PROM Boot Mode

Bit	Setting
PPALEPL	= 0; ALE is active high
PPEN	= 1
PPDUR	= 10111; (23 core clock cycles per data transfer cycle)
PPBHC	= 1; insert a bus hold cycle on every access
PP16	= 0; external data width = 8 bits
PPDEN	= 1; use DMA
PPTRAN	= 0; receive (read) DMA
PPBHD	= 0; buffer hang enabled

ADSP-2126x/2136x/2137x Processor Booting

The parallel port DMA channel is used when downloading the boot kernel information to the processor. At reset, the DMA parameter registers are initialized to the values listed in [Table 5-3](#).

Table 5-3. Parameter Register Settings for PROM Boot Mode

Parameter Register	Initialization Value	Comment
PPCTL	0x0000 016F	See Table 5-2 .
IIPP	0 for ADSP-2126x processors 0x10000 for ADSP-2136x processors	This is the offset from internal memory normal word starting address of 0x80000.
ICPP	0x180 (384)	This is the number of 32-bit words that are equivalent to 256 instructions.
IMPP	0x01	
EIPP	0x00	
ECPP	0x600	This is the number of bytes in 0x100 48-bit instructions.
EMPP	0x01	

Packing Options for External Memory

For the ADSP-2126x and ADSP-21362/21363/21364/21365/21366 processors, the external memory address ranges are 0x2000000-0x3FFFFFFF. For the ADSP-21367/21368/21369 and ADSP-2137x processors, the external memory address ranges are 0x1000000-0x2FFFFFFF. The parallel port automatically packs internal 32-bit words to either 8-bit or 16-bit words for external memory. These are the only widths supported. The `WIDTH()` command in the linker specifies which packing mode should be used to initialize the external memory: `WIDTH(8)` for 8-bit memory, and `WIDTH(16)` for 16-bit memory.

Loader for ADSP-2126x/2136x/2137x SHARC Processors

The linker packs the external memory data in the .dxe file according to the WIDTH() and PACKING() commands. This is the only valid way to specify external memory. The correct physical address is in the .dxe file (selected with WIDTH() and PACKING()) because each 8-bit or 16-bit word occupies one external address, and there is no logical addressing of external memory. The loader utility unpacks the data from the .dxe file and packs the data again into 32-bit words in the loader file (see Table 5-4). In the loader file, tag INIT_EXT8 is used for 8-bit external packed sections, and tag INIT_EXT16 is used for 16-bit external packed sections.

Table 5-4. External Packed Sections in .DXE Files Versus Repacked Blocks in .LDR Files

External Width	Address in .dxe	Packed in .dxe	Block Address in .ldr	Repacked to 32-bit in .ldr
WIDTH(8)	0x01000000	0x0000001100		
	0x01000001	0x0000002200		
	0x01000002	0x0000003300		
	0x01000003	0x0000004400	0x01000000	0x44332211
	0x01000004	0x0000005500		
	0x01000005	0x0000006600		
	0x01000006	0x0000007700		
	0x01000007	0x0000008800	0x01000004	0x88776655
WIDTH(16)	0x02000000	0x0000112200		
	0x02000001	0x0000334400	0x02000000	0x33441122
	0x02000002	0x0000556600		
	0x02000003	0x0000778800	0x02000002	0x77885566



ZERO_INIT sections are treated like 32-bit ZERO_INIT sections, meaning the count contains the number of 32-bit zeros.

ADSP-2126x/2136x/2137x Processor Booting

Packing and Padding Details

For ZERO_INIT sections in a .dxe file, no data packing or padding in the .ldr file is required because only the header itself is included in the .ldr file. However, for other section types, additional data manipulation is required. It is important to note that in *all* cases, the word count placed into the block header in the loader file is the original number of words. That is, the word count does *not* include the padded word.

SPI Port Boot Modes

The ADSP-2126x/2136x/2137x SHARC processor supports booting from a host processor via serial peripheral interface slave mode (BOOT_CFG1-0 = 00), and booting from an SPI flash, SPI PROM, or a host processor via SPI master mode (BOOT_CFG1-0 = 01). SPI slave boot mode is discussed [on page 5-9](#), and SPI master boot modes are discussed [on page 5-10](#).

Both SPI boot modes support booting from 8-, 16-, or 32-bit SPI devices. In all SPI boot modes, the data word size in the shift register is hardwired to 32 bits. Therefore, for 8- or 16-bit devices, data words are packed into the shift register (RXSPI) to generate 32-bit words least significant bit (LSB) first, which are then shifted into internal memory.

For 16-bit SPI devices, two words shift into the 32-bit receive shift register (RXSR) before a DMA transfer to internal memory occurs. For 8-bit SPI devices, four words shift into the 32-bit receive shift register before a DMA transfer to internal memory occurs.

When booting, the ADSP-2126x/2136x/2137x processor expects to receive words into the RXSPI register seamlessly. This means that bits are received continuously without breaks in the CS link. For different SPI host sizes, the processor expects to receive instructions and data packed in a least significant word (LSW) format.

See the manual for the target SHARC processor peripherals for information on how data is packed into internal memory during SPI booting for SPI devices with widths of 32, 16, or 8 bits.

SPI Slave Boot Mode

In SPI slave boot mode, the host processor initiates the booting operation by activating the `SPICLK` signal and asserting the `SPIDS` signal to the active low state. The 256-word boot kernel is loaded 32 bits at a time, via the SPI receive shift register. To receive 256 instructions (48-bit words) properly, the SPI DMA initially loads a DMA count of 384 32-bit words, which is equivalent to 256 48-bit words.



The processor's `SPIDS` pin should not be tied low. When in SPI slave mode, including booting, the `SPIDS` signal is required to transition from high to low. SPI slave booting uses the default bit settings shown in [Table 5-5](#).

Table 5-5. SPI Slave Boot Bit Settings

Bit	Setting	Comment
SPIEN	Set (= 1)	SPI enabled
MS	Cleared (= 0)	Slave device
MSBF	Cleared (= 0)	LSB first
WL	10, 32-bit SPI	Receive Shift register word length
DMISO	Set (= 1) MISO	MISO disabled
SENDZ	Cleared (= 0)	Send last word
SPIRCV	Set (= 1)	Receive DMA enabled
CLKPL	Set (= 1)	Active low SPI clock
CPHASE	Set (= 1)	Toggle <code>SPICLK</code> at the beginning of the first bit

ADSP-2126x/2136x/2137x Processor Booting

The SPI DMA channel is used when downloading the boot kernel information to the processor. At reset, the DMA parameter registers are initialized to the values listed in [Table 5-6](#).

Table 5-6. Parameter Register Settings for SPI Slave Boot

Parameter Register	Initialization Value	Comment
SPICTL	0x0000 4D22	
SPIDMAC	0x0000 0007	Enabled, RX, initialized on completion
IISPI	0x0008 0000	Start of block 0 normal word memory
IMSPI	0x0000 0001	32-bit data transfers
CSPI	0x0000 0180	

SPI Master Boot Modes

In SPI master boot mode, the ADSP-2126x/2136x/2137x processor initiates the booting operation by:

1. Activating the `SPICLK` signal and asserting the `FLG0` signal to the active low state.
2. Writing the read command `0x03` and address `0x00` to the slave device.

SPI master boot mode is used when the processor is booting from an SPI compatible serial PROM, serial flash, or slave host processor. The specifics of booting from these devices are discussed individually:

- [“Booting From an SPI Flash” on page 5-16](#)
- [“Booting From an SPI PROM \(16-bit address\)” on page 5-16](#)
- [“Booting From an SPI Host Processor” on page 5-17](#)

On reset, the interface starts up in SPI master mode performing a three hundred eighty-four 32-bit word DMA transfer.

SPI master booting uses the default bit settings shown in [Table 5-7](#).

Table 5-7. SPI Master Boot Mode Bit Settings

Bit	Setting	Comment
SPIEN	Set (= 1)	SPI enabled
MS	Set (= 1)	Master device
MSBF	Cleared (= 0)	LSB first
WL	10	32-bit SPI receive shift register word length
DMISO	Cleared (= 0)	MISO enabled
SENDZ	Set (= 1)	Send zeros
SPIRCV	Set (= 1)	Receive DMA enabled
CLKPL	Set (= 1)	Active low SPI clock
CPHASE	Set (= 1)	Toggle SPICLK at the beginning of the first bit

The SPI DMA channel is used when downloading the boot kernel information to the processor. At reset, the DMA parameter registers are initialized to the values listed in [Table 5-8](#).

Table 5-8. Parameter Registers Settings for SPI Master Boot

Parameter Register	Initialization Value	Comment
SPICTL	0x0000 5D06	
SPIBAUD	0x0064	CCLK/400 =500 KHz@ 200 MHz
SPIFLG	0xfe01	FLG0 used as slave-select
SPIDMAC	0x0000 0007	Enable receive interrupt on completion
IISPI	0x0008 0000	Start of block 0 normal word memory
IMSPI	0x0000 0001	32-bit data transfers
CSPI	0x0000 0180	0x100 instructions = 0x180 32-bit words

ADSP-2126x/2136x/2137x Processor Booting

From the perspective of the processor, there is no difference between booting from the three types of SPI slave devices. Since SPI is a full-duplex protocol, the processor is receiving the same amount of bits that it sends as a read command. The read command comprises a full 32-bit word (which is what the processor is initialized to send) comprised of a 24-bit address with an 8-bit opcode. The 32-bit word, received while the read command is transmitted, is thrown away in hardware and can never be recovered by the user. Consequently, special measures must be taken to guarantee that the boot stream is identical in all three cases.

The processor boots in least significant bit first (LSB) format, while most serial memory devices operate in most significant bit first (MSB) format. Therefore, it is necessary to program the device in a fashion that is compatible with the required LSB format. See [“Bit-Reverse Option for SPI Boot Modes” on page 5-13](#) for details.

Also, because the processor always transmits 32 bits before it begins reading boot data from the slave device, the loader utility must insert extra data into the byte stream (in the loader file) if using memory devices that do not use the LSB format. The loader utility includes an option for creating a boot stream compatible with both endian formats, and devices requiring 16-bit and 24-bit addresses, as well as those requiring no read command at all. See [“Initial Word Option for SPI Master Boot Modes” on page 5-14](#) for details.

[Figure 5-1](#) shows the initial 32-bit word sent out from the processor. As shown in the figure, the processor initiates the SPI master boot process by writing an 8-bit opcode (LSB first) to the slave device to specify a read operation. This read opcode is fixed to 0xC0 (0x03 in MSB first format). Following that, a 24-bit address (all zeros) is always driven by the proces-

sor. On the following `SPICLK` cycle (cycle 32), the processor expects the first bit of the first word of the boot stream. This transfer continues until the boot kernel has finished loading the user program into the processor.




Figure 5-1. SPI Master Mode Booting Using Various Serial Devices

Bit-Reverse Option for SPI Boot Modes

SPI PROM. For the SPI PROM boot type, the entirety of the SPI master `.ldr` file needs the option of bit-reversing when loading to SPI PROMs. This is because the default setting for the `SPICTL` register (see [Table 5-8 on page 5-11](#)) sets the bit order to be LSB first. SPI EPROMs are usually MSB first, so the `.ldr` file must be sent in bit-reversed order.

SPI Master and SPI Slave. When loading to other slave devices, the SPI master and SPI slave boot types do not need bit reversing necessarily. For SPI slave and SPI master boots to non-PROM devices, the same default exists (bit-reversed); however, the host (master or slave) can simply be configured to transmit LSB first.

Initial Word Option for SPI Master Boot Modes

Before final formatting (binary, include, etc.) the loader must prepend the word `0xA5` to the beginning of the byte stream. During SPI master booting, the SPI port discards the first byte read from the SPI.

SPI PROM. For the SPI PROM boot type, the word `0xA5` prepended to the stream is one byte in length. SPI PROMs receives a 24-bit read command before any data is sent to the processor, the processor then discards the first byte it receives after this 24-bit opcode is sent (totaling one 32-bit word).

SPI Master. For the SPI master boot type, the word `0xA5000000` prepended to the stream is 32 bits in length. An SPI host configured as a slave begins sending data to the processor while the processor is sending the 24-bit PROM read opcode. These 24-bits must be zero-filled because the processor discards the first 32-bit word that it receives from the slave.



The `0xA5` byte is *only* required for SPI master boot mode.

Figure 5-2 and Table 5-9 illustrates the first 32-bit word for both the SPI PROM and SPI master cases.

With bit reversing for SPI master boot mode, the 32-bit word is handled according to the host width. With bit reversing for SPI PROM boot, the 8-bit word is reversed as a byte and prepended (see Table 5-10).

Loader for ADSP-2126x/2136x/2137x SHARC Processors




Figure 5-2. SPI Master Boot from a Slave Processor Vs. a Slave PROM

Table 5-9. Initial Word for SPI Master and SPI PROM in .ldr File

Boot Mode	Additional Word	-hostwidth		
		32	16	8
SPI master ¹	0xA5000000	A5000000	0000	00
			A500	00
				00
				A5
SPI PROM ²	0xA5	A5	A5	A5

- 1 Initial word for SPI master boot type is always 32 bits. See [Figure 5-1 on page 5-13](#) for explanation.
- 2 Initial word for SPI PROM boot type is always 8 bits. See [Figure 5-1 on page 5-13](#) for explanation

Table 5-10. Default Settings for PROM and SPI Boot Modes

Boot Type Selection	Host Width	Output Format	Bit Reverse	Initial Word
-bprom	8	Intel hex	No	-
-bspislave	32	ASCII	No	-
-bspiflash	32	ASCII	No	-
-bspimaster	32	ASCII	No	0x000000a5
-bspiprom	8	Intel Hex	Yes	0xa5

Booting From an SPI Flash

For SPI flash devices, the format of the boot stream is identical to that used in SPI slave mode, with the first byte of the boot stream being the first byte of the kernel. This is because SPI flash devices do not drive out data until they receive an 8-bit command and a 24-bit address.

Booting From an SPI PROM (16-bit address)

Figure 5-2 shows the initial 32-bit word sent out from the processor from the perspective of the serial PROM device.

As shown in Figure 5-2, SPI EEPROMs only require an 8-bit opcode and a 16-bit address. These devices begin transmitting on clock cycle 24. However, because the processor is not expecting data until clock cycle 32, it is necessary for the loader to pad an extra byte to the beginning of the boot stream when programming the PROM. In other words, the first byte of the boot kernel is the second byte of the boot stream. The VisualDSP++ tools automatically handles this in the loader file generation process for SPI PROM devices.

Booting From an SPI Host Processor

Typically, host processors in SPI slave mode transmit data on every `SPICLK` cycle. This means that the first four bytes that are sent by the host processor are part of the first 32-bit word that is thrown away by the processor (see [Figure 5-1](#)). Therefore, it is necessary for the loader to pad an extra four bytes to the beginning of the boot stream when programming the host; for example, the first byte of the kernel is the fifth byte of the boot stream. VisualDSP++ automatically handles this in the loader file generation process.

Internal Boot Mode

In internal boot mode, upon reset, the processor starts executing the application stored in the internal boot kernel.

To facilitate internal booting, the `-nokernel` command-line switch commands the loader utility:

- To omit a boot kernel.
The `-nokernel` switch denotes that a running on the processor (already booted) subroutine imports the `.ldr` file. The loader utility does not insert a boot kernel into the `.ldr` file—a similar subroutine is present already on the processor. Instead, the loader file begins with the first header of the first block of the boot stream.
- To omit any interrupt vector table (IVT) handling.
In internal boot mode, the boot stream is not imported by a boot kernel executing from within the IVT; no self-modifying `FINAL_INIT` code (which overwrites itself with the IVT) is needed. Thus, the loader utility does not give any special handling to the 256 instructions located in the IVT (`0x80000-0x800FF` for ADSP-2126x processors and `0x90000-0x900FF` for ADSP-2136x processors). Instead, the IVT code or data are handled like any other range of memory.

ADSP-2126x/2136x/2137x Processor Booting

- To omit an initial word of 0xa5.
When `-nokernel` is selected, the loader utility does not place an initial word (A5) in the boot stream as required for SPI master booting.
- To replace the `FINAL_INIT` block with a `USER_MESG` header.
The `FINAL_INIT` block (which typically contains the IVT code) should not be included in the `.ldr` file because the contents of the IVT (if any) is incorporated in the boot-stream. Instead, the loader utility appends one final block header to terminate the loader file.

The final block header has a block tag of 0x0 (`USER_MESG`). The header indicates to a subroutine processing the boot stream that this is the end of the stream. The header contains two 32-bit data words, instead of count and address information (unlike the other headers). The words can be used to provide version number, error checking, additional commands, return addresses, or a number of other messages to the importing subroutine on the processor.

The two 32-bit values can be set on the command line as arguments to the “`-nokernel[message1, message2]`” switch. The first optional argument is `msg_word1`, and the second optional argument is `msg_word2`, where the values are interpreted as 32-bit unsigned numbers. If only one argument is issued, that argument is `msg_word1`. It is not possible to specify `msg_word2` without specifying `msg_word1`.) If one or no arguments are issued at the command line, the default values for the arguments are 0x00000000.

[Listing 5-1](#) shows a sample format for the `USER_MESG` header.

Listing 5-1. Internal Booting: `FINAL_INIT` Block Header Format

```
0x00000000    /* USER_MESG tag */
0x00000000    /* msg_word1 (1st cmd-line parameter) */
0x00000000    /* msg_word2 (2nd cmd-line parameter) */
```

ADSP-2126x/2136x/2137x Processors Boot Kernels

The boot-loading process starts with a transfer of the boot kernel program into the processor memory. The boot kernel sets up the processor and loads boot data. After the boot kernel finishes initializing the rest of the system, the boot kernel loads boot data over itself with a final DMA transfer.

Table 5-11 lists ADSP-2126x/2136x boot kernels shipped with VisualDSP++.

Table 5-11. ADSP-2126x/2136x Default Boot Kernel Files

Processor	PROM	SPI Slave, SPI Flash, SPI Master, SPI PROM
ADSP-2126x	26x_prom.dxe	26x_spi.dxe
ADSP-21362, ADSP-21363, ADSP-21364, ADSP-21365, ADSP-21366	36x_prom.dxe	36x_spi.dxe
ADSP-21367, ADSP-21368, ADSP-21369, ADSP-2137x,	369_prom.dxe	369_spi.dxe

At processor reset, a boot kernel is loaded into the `seg_1dr` memory segment as defined in the Linker Description File for the default loader kernel that corresponds to the target processor, for example, `2126x_1dr.ldf`, which is stored in the tools installation directory `...\2126x\1dr`.

Boot Kernel Modification and Loader Issues

Boot kernel customization is required for some systems. In addition, the operation of other tools (such as the C/C++ compiler) is influenced by whether the loader utility is used.

If you do not specify a boot kernel file via the **Load** page of the **Project Options** dialog box in VisualDSP++ (or via the `-l` command-line switch), the loader utility places a default boot kernel (see [Table 5-11](#)) in the loader output file based on the specified boot type.

If you do not want to use any boot kernel file, check the **No kernel** box (or specify the `-nokernel` command-line switch). The loader utility places no boot kernel in the loader output file.

Rebuilding a Boot Kernel File

If you modify the boot kernel source (`.asm`) file by inserting correct values for your system, you must rebuild the boot kernel (`.dxe`) before generating the boot-loadable (`.ldr`) file. The boot kernel source file contains default values for the `SYSCON` register. The `WAIT`, `SDCTL`, and `SDRDIV` initialization code are in the boot kernel file comments.

To Modify a Boot Kernel Source File

1. Copy the applicable boot kernel source file (`26x_prom.asm`, `26x_spi.asm`, `36x_prom.asm`, `36x_spi.asm`, `369_prom.asm`, `369_spi.asm`).
2. Apply the appropriate changes.

After modifying the boot kernel source file, rebuild the boot kernel (`.dxe`) file. Do this from within the VisualDSP++ IDDE (refer to VisualDSP++ online Help for details) or rebuild a boot kernel file from the command line.

Rebuilding a Boot Kernel Using Command Lines

Rebuild a boot kernel using command lines as follows.

PROM Booting. The default boot kernel source file for PROM booting is `26x_prom.asm` for ADSP-2126x processors. After copying the default file to `my_prom.asm` and modifying it to suit your system, use the following command lines to rebuild the boot kernel.

```
easm21k -proc ADSP-21262 my_prom.asm  
linker -T 2162x_ldr.ldf my_prom.doj
```

SPI Booting. The default boot kernel source file for link booting is `2126x_SPI.asm` for ADSP-2126x processors. After copying the default file to `my_SPI.asm` and modifying it to suit your system, use the following command lines to rebuild the boot kernel:

```
easm21k -proc ADSP-21262 my_SPI.asm  
linker -T 2126x_ldr.ldf my_SPI.doj
```

Loader File Issues

If you modify the boot kernel for the PROM or SPI booting modes, ensure that the `seg_ldr` memory segment is defined in the `.ldf` file. Refer to the source of this memory segment in the `.ldf` file located in the `...\ldr\` installation directory of the target processor.

Because the loader utility uses this address for the first location of the reset vector during the boot-load process, avoid placing code at the address. When using any of the processor's power-up booting modes, ensure that the address does not contain a critical instruction, because the address is not executed during the booting sequence. Place a NOP or IDLE in this loca-

ADSP-2126x/2136x/2137x Processor Booting

tion. The loader utility generates a warning if the vector address 0x80004 for ADSP-2126x processors (0x90004 for ADSP-2136x/2137x processors) does not contain NOP or IDLE.



When using VisualDSP++ to create the loader file, specify the name of the customized boot kernel executable in the **Kernel file** box on the **Load** page of the **Project Options** dialog box.

ADSP-2126x/2136x/2137x Processors Interrupt Vector Table

If the ADSP-2126x, ADSP-2136x, or ADSP-2137x processor is booted from an external source (PROM or SPI boot modes), the interrupt vector table is located in internal memory (0x80000-0x800FF for ADSP-2126x processors, 0x90000-0x900FF for ADSP-2136x/2137x processors). If the processor is not booted and executes from external memory (no-boot mode), the vector table must be located in external memory.

The `IIVT` bit in the `SYSCTL` control register can be used to override the booting mode when determining the location of the interrupt vector table. If the processor is not booted (no-boot mode), setting `IIVT` to 1 selects an internal vector table, and setting `IIVT=0` selects an external vector table. If the processor is booted from an external source (any boot mode other than no-boot), `IIVT` has no effect. The default initialization value of `IIVT` is zero.

ADSP-2126x/2136x/2137x Processor Boot Streams

The loader utility generates and inserts a header at the beginning of a block of contiguous data and instructions in the loader file. The kernel uses headers to properly place blocks into processor memory. The architecture of the header follows the convention used by other SHARC processors.

For all of the ADSP-2126x/2136x/2137x processor boot types, the structures of block header are the same. The header consists of three 32-bit words: the block tag, word count, and destination address. The order of these words is as follows.

0x000000TT	First word. Tag of the data block (T).
0x0000CCCC	Second word. Data word length or data word count (C) of the data block.
0xAAAAAAAA	Third word. Start address (A) of the data block.

ADSP-2126x/2136x/2137x Processor Block Tags

[Table 5-12](#) details the ADSP-2126x/2136x/2137x processor block tags.

Table 5-12. ADSP-2126x/2136x/2137x Processor Block Tags

Tag	Count ¹	Address	Padding
0x0 FINAL_INIT			None
0x1 ZERO_LDATA	Number of 16-, 32-, or 64-bit words	Logical short, normal, or long word address	None
0x2 ZERO_L48 ²	Number of 48-bit words	Logical normal word address	None
0x3 INIT_L16	Number of 16-bit words	Logical short word address	If count is odd, pad with 16-bit zero word (See “INIT_L16 Blocks” on page 5-27 for details.)

ADSP-2126x/2136x/2137x Processor Booting

Table 5-12. ADSP-2126x/2136x/2137x Processor Block Tags (Cont'd)

Tag	Count ¹	Address	Padding
0x4 INIT_L32	Number of 32-bit words	Logical normal word address	None
0x5 INIT_L48	Number of 48-bit words	Logical normal word address	If count is odd, pad with 48-bit zero word. See “INIT_L48 Blocks” on page 5-26 for details.
0x6 INIT_L64	Number of 64-bit words	Logical long word address	None. See “INIT_L64 Blocks” on page 5-28 for details.
0x7 ZERO_EXT8	Number of 32-bit words	Physical external address	None
0x8 ZERO_EXT16	Number of 32-bit words	Physical external address	None
0x9 INIT_EXT8	Number of 32-bit words	Physical external address	None
0xA INIT_EXT16	Number of 32-bit words	Physical external address	None
0xB MULTI_PROC for ADSP-21367 ADSP-21368 ADSP-21369 and ADSP-2137x processors	Processor IDs (bits 0-7) See on page 5-33 for details.	Offset to the next processor ID in words (32 bits)	None
0x0 USR_MESG	msg_word1	msg_word2	None. See “Internal Boot Mode” on page 5-17 for more info on <i>msgword</i> .

- 1 The count is the actual number of words and does NOT included padded words added by the loader utility.
- 2 40-bit data and 48-bit words are treated identically.

Loader for ADSP-2126x/2136x/2137x SHARC Processors

The ADSP-2126x/2136x/2137x processor uses eleven block tags, a lesser number of tags compared to other SHARC predecessors. There is only one initialization tag per width because there is no need to draw distinction between `pm` and `dm` sections during initialization. The same tag is used for 16-bit (short word), 32-bit (normal word), and 64-bit (long word) blocks that contain only zeros. The `0x1` tag is used for `ZERO_INIT` blocks of 16-bit, 32-bit, and 64-bit words. The `0x2` tag is used for `ZERO_INIT` blocks of 40-bit data and 48-bit instructions.

For clarity, the letter `L` has been added to the names of the internal block tags. `L` indicates that the associated section header uses the *logical* word count and *logical* address. Previous SHARC boot kernels do not use logical values. For example, the count for a 16-bit block may be the number of 32-bit words rather than the actual number of 16-bit words.

Only four tags are required to handle an external memory, two for each packing mode (see [“Packing Options for External Memory” on page 5-6](#)) because parallel port DMA is the only way to access the external memory. The external memory can be accessed only via the *physical* address of the memory. This means that each 32-bit word corresponds to either four (for 8-bit) or two (for 16-bit) external addresses. The `EXT` appended to the name of the block tag indicates that the address is a physical external address.

The `0xB` tag is for multiprocessor systems, exclusively supported on ADSP-21367/21368/21369 and ADSP-2137x processors. The tag indicates that the header is a processor ID header with the ID values and offset values stored in the header.

Two data tags, `USER_MESG` and `FINAL_INIT`, differ from the standard format for other SHARC data tags. The `USER_MESG` header is described [on page 5-17](#) and the `FINAL_INIT` header [on page 5-29](#).

ADSP-2126x/2136x/2137x Processor Booting

INIT_L48 Blocks

The INIT_L48 block has one packing and one padding requirements. First, there must be an even number of 48-bit words in the block. If there is an odd number of instructions, then the loader utility must append one additional 48-bit instruction that is all zeros. In all cases, the count placed into the header is the original logical number of words. That is, the count does not include the padded word. Once the number of words in the block is even, the data in this block is packed according to [Table 5-13](#). The table also shows the case where one zero-word must be added.

Table 5-13. INIT_L48 Block Packing and Zero-Padding (ASCII Format)

Original Data	Packed into an Even Number of 32-bit Words	-hostwidth		
		32	16	8
111122223333	22223333	22223333	3333	33
444455556666	66661111	55551111	2222	33
AAAABBBBCCCC	44445555	44445555	1111	22
	BBBBCCCC	BBBBCCCC	6666	22
	0000AAAA	0000AAAA	5555	11
	00000000	00000000	4444	11
			CCCC	66
			BBBB	66
			AAAA	55
			0000	55
			0000	44
			0000	44
				CC
				CC
				BB

Loader for ADSP-2126x/2136x/2137x SHARC Processors

Table 5-13. INIT_L48 Block Packing and Zero-Padding (ASCII Format)

Original Data	Packed into an Even Number of 32-bit Words	-hostwidth		
		32	16	8
				BB
				AA
				AA
				00
				00
				00
				00
				00
				00

INIT_L16 Blocks

For 16-bit initialization blocks, the number of 16-bit words in the block must be even. If an odd number of 16-bit words is in the block, then the loader utility adds one additional word (all zeros) to the end of the block, as shown in [Table 5-14](#). The count stored in the header is the actual number of 16-bit words. (The count does not include the padded word.)

Table 5-14. INIT_L16 Block Packing and Zero-Padding (ASCII Format)

Original Data	Packed into an Even Number of 32-bit Words	-hostwidth		
		32	16	8
1122	33441122	33441122	1122	22
3344	00005566	00005566	3344	11
5566			5566	44
			0000	33
				66

ADSP-2126x/2136x/2137x Processor Booting

Table 5-14. INIT_L16 Block Packing and Zero-Padding (ASCII Format)

Original Data	Packed into an Even Number of 32-bit Words	-hostwidth		
		32	16	8
				55
				00
				00

INIT_L64 Blocks

For 64-bit initialization blocks, the data is packed as shown in [Table 5-15](#).

Table 5-15. INIT_L64 Block Packing (ASCII Format)

Original Data	Packed into an Even Number of 32-bit Words	-hostwidth		
		32	16	8
1111222233334444	33334444	33334444	4444	44
	11112222	11112222	3333	44
			2222	33
			1111	33
				22
				22
				11
				11

FINAL_INIT Blocks

The final 256-instructions of the `.ldr` file contain the instructions for the IVT. The instructions are initialized by a special self-modifying subroutine in the boot kernel (see [Listing 5-3](#)). To support the self-modifying code, the loader utility modifies the `FINAL_INIT` block as follows:

1. Places a multi-function instruction at the fifth instruction of the block:

The loader utility places the instruction `R0=R0-R0, DM(I4,M5)=R9, PM(I12,M13)=R11`; at `0x80004` for ADSP-2126x processors or `0x90004` for ADSP-2136x/2137x processors. The instruction overwrites whatever instruction is at that address. The opcode for this instruction is `0x39732D802000`.

2. Places an RTI instruction in the IVT:

The loader utility places an RTI instruction (opcode `0x0B3E00000000`) at the first address in the IVT entry associated with the boot-source, either PROM or SPI. Unlike the multifunction instruction placed at `0x80004` (for ADSP-2126x processors) or `0x90004` (for ADSP-2136x/2137x processors), which overwrites the data, the loader utility preserves the user-specified instruction which the RTI replaces. This instruction is stored in the header for `FINAL_INIT` as shown in [Listing 5-2](#).

- For PROM boot mode, the RTI is placed at address `0x80050` for ADSP-2126x and at `0x90050` for ADSP-2136x/2137x processors.
- For all SPI boot modes, the RTI is placed at address `0x80030` for ADSP-2126x and at `0x90036` for ADSP-2136x/2137x processors (high priority SPI interrupt).

3. Saves an IVT instruction in the `FINAL_INIT` block header.
The count and address of a `FINAL_INIT` block are constant; to avoid any redundancy, the count and address are not placed into the

ADSP-2126x/2136x/2137x Processor Booting

block header. Instead, the 32-bit count and address words are used to hold the instruction that overwrites the RTI inserted into the IVT. Listing 5-1 illustrates the block header for FINAL_INIT if, for example, the opcode 0xAABBCCDDEEFF is assumed to be the user-intended instruction for the IVT.

Listing 5-2. FINAL_INIT Block Header Format

```
0x00000000      /* FINAL_INIT tag = 0x0  */
0xEEFF0000      /* LSBs of instructions  */
0xAABBCCDD      /* 4 MSBs of instructions */
```

Listing 5-3. FINAL_INIT Section

```
/* ===== FINAL_INIT ===== */
/* The FINAL_INIT subroutine in the boot kernel program sets up a
DMA to overwrite itself. The code is the very last piece that
runs in the kernel; it is self-modifying code. It uses a DMA
to overwrite itself, initializing the 256 instructions that
reside in the Interrupt Vector Table. */
/* ----- */

final_init:

/* ----- Setup for IVT instruction patch ----- */
I8=0x80030;      /* Point to SPI vector to patch from PX */
R9=0xb16b0000;  /* Load opcode for "PM(0,I8)=PX" into R9 */
PX=pm(0x80002); /* User instruction destined for 0x80030
                is passed in the section-header for
                FINAL_INIT. That instr. is initialized upon
                completion of this DMA (see comments below)
                using the PX register. */

R11=BSET R11 BY 9; /* Set IMDW to 1 for inst. write */
DM(SYSCTL)=R11;   /* Set IMDW to 1 for inst. write */
```

Loader for ADSP-2126x/2136x/2137x SHARC Processors

```
/* ----- Setup loop for self-modifying instruction ----- */
I4=0x80004;          /* Point to 0x080004 for self-modifying
                    code inserted by the loader at 0x80004
                    in bootstream                               */
R9=pass R9, R11=R12; /* Clear AZ, copy power-on value
                    of SYCTL to R11                               */
DO 0x80004 UNTIL EQ; /* Set bottom-of-loop address (loopstack)
                    to 0x80004 and top-of-loop (PC Stack)
                    to the address of the next
                    instruction.                               */
PCSTK=0x80004;      /* Change top-of-loop value from the
                    address of this instruction to
                    0x80004.                                   */

/* ----- Setup final DMA parameters ----- */
R1=0x80000;DM(IISX)=R1; /* Setup DMA to load over ldr          */
R2=0x180; DM(CSX)=R2;   /* Load internal count              */
DM(IMSX)=M6;           /* Set to increment internal ptr    */

/*----- Enable SPI interrupt -----*/
bit clr IRPTL SPIHI; /* Clear any pending SPI interr. latch */
bit set IMASK SPIHI; /* Enable SPI receive interrupt        */
bit set MODE1 IRPTEN; /* Enable global interrupts           */

FLUSH CACHE;          /* Remove any kernel instr's from cache */

/*----- Begin final DMA to overwrite this code ----- */
ustat1=dm(SPIDMAC);
bit set ustat1 SPIDEN;
dm(SPIDMAC)=ustat1; /* Begin final DMA transfer          */

/*----- Initiate self-modifying sequence ----- */
JUMP 0x80004 (DB);    /* Causes 0x80004 to be the return
```

ADSP-2126x/2136x/2137x Processor Booting

```
                                address when this DMA completes and
                                the RTI at 0x80030 is executed.    */
IDLE;                            /* After IDLE, patch then start    */
IMASK=0;                          /* Clear IMASK on way to 0x80004    */
```

```
/* ===== */
/* When this final DMA completes, the high-priority SPI interrupt
is latched, which triggers the following chain of events:
```

- 1) The IDLE in the delayed branch to completes
- 2) IMASK is cleared
- 3) The PC (now 0x80004 due to the “JUMP RESET (db)”) is pushed on the PC stack and the processor vectors to 0x80030 to service the interrupt.
Meanwhile, the loader (anticipating this sequence) has automatically inserted an “RTI” instruction at 0x80030. The user instruction intended for that address is instead placed in the FINAL_INIT section-header and has loaded into PX before the DMA was initiated.)

- 4) The processor executes the RTI at 0x80030 and vectors to the address stored on the PC stack (0x80004).
Again, the loader has inserted an instruction into the boot stream and has placed it at 0x40005 (opcode x39732D802000):
R0=R0-R0,DM(I4,M5)=R9,PM(I12,M13)=R11;

This instruction does the following.

- A) Restores the power-up value of SYSCTL (held in R11).
- B) Overwrites itself with the instruction “PM(0,I8)=PX;”
The first instruction of FINAL_INIT places the opcode for this new instruction, 0xB16B00000000, into R9.
- C) R0=R0-R0 causes the AZ flag to be set.

This satisfies the termination-condition of the loop set up

Loader for ADSP-2126x/2136x/2137x SHARC Processors

in FINAL_INIT (“DO RESET UNTIL EQ;”). When a loop condition is achieved within the last three instructions of a loop, the processor branches to the top-of-loop address (PCSTK) one final time.

- 5) We manually changed this top-of-loop address 0x80004, and so to conclude the kernel, the processor executes the instruction at 0x80004 **again**.
- 6) There’s a new instruction at 0x80004: “PM(0,I8)=PX;”. This initializes the user-intended instruction at 0x80030 (the vector for the High-Priority-SPI interrupt).

At this point, the kernel is finished, and execution continues at 0x80005, with the only trace as if nothing happened! */
/* ===== */

ADSP-2136x/2137x Multi-Application (Multi-DXE) Management

Up to eight ADSP-21367/21368/21389 and ADSP-2137x processors can be clustered together and supported by the VisualDSP++ loader utility. In PROM boot mode, all of the processors can boot from the same PROM. The loader utility assigns an input executable (.dxe) file to a processor ID or to a number of processor IDs, provided a corresponding loader option is selected on the property page or on the command line. The loader utility inserts the ID into the output boot stream using the multiprocessor tag MULTI_PROC (see [Table 5-12](#)). The loader utility also inserts the offset (the 32-bit word count of the boot stream built from the input executable (.dxe) file) into the boot stream. The MULTI_PROC tag enables the boot kernel to identify each section of the boot stream with the executable (.dxe) file from which that section was built. The [Figure 5-3](#) shows the multiprocessor boot stream structure.

ADSP-2126x/2136x/2137x Processor Booting

BOOT KERNEL
1ST .dxe BLOCK HEADER
1ST .dxe DATA BLOCKS
2ND .dxe BLOCK HEADER
2ND .dxe DATA BLOCKS
...
...

Figure 5-3. Multiprocessor Boot Stream

The processor ID of the corresponding processor is indicated in a 32-bit word, which has the N th bit set for the .dxe file corresponding to $ID=N$. [Table 5-16](#) shows all possible ID fields.

Table 5-16. Multiprocessor ID Fields

Processor ID Number	Loader ID Field
0	0x00000001
1	0x00000002
2	0x00000004
3	0x00000008
4	0x00000010
5	0x00000020
6	0x00000040
7	0x00000080
1 && 4	0x00000012
6 && 7	0x000000C0

The multiprocessor tag, processor ID, and the offset are encapsulated in a multiprocessor header. The multiprocessor header includes three 32-bit words: the multiprocessor tag; the ID (0-7) of the associated processor .dxe file in the lowest byte of a word; and the offset to the next multiprocessor tag. The loader `-id#exe=filename` switch is used to assign a processor ID number to an executable file. The loader `-id#ref=N` switch is used to share the same executable file by setting multiple bits in the ID field. Figure 5-4 shows the multiprocessor header structure.

0xB
PROCESSOR IDS
OFFSET TO NEXT MULTIPROCESSOR HEADER

Figure 5-4. Multiprocessor Header

ADSP-2126x/2136x/2137x Processors Compression Support

The loader utility for ADSP-2126x/2136x/2137x processors offers a loader file (boot stream) compression mechanism known as zLib. The zLib compression is supported by a third party dynamic link library, `zLib1.dll`. Additional information about the library can be obtained from the <http://www.zlib.net> Web site.

The zLib1 dynamic link library is included in VisualDSP++. The library functions perform the boot stream compression and decompression procedures when the appropriate options are selected for the loader utility.

The boot kernel with built-in decompression mechanism must perform the decompression on the compressed boot stream in a booting process. The default boot kernel with decompression functions are included in VisualDSP++.

ADSP-2126x/2136x/2137x Processor Booting

The loader `-compression` switch directs the loader utility to perform the boot stream compression from the command line. VisualDSP++ also offers a dedicated loader property page (**Load Compression**) to manage the compression from the graphical user interface.

The loader utility takes two steps to compress a boot stream. First, the utility generates the boot stream in the conventional way (builds data blocks), then applies the compression to the boot stream. The decompression initialization is the reversed process: the loader utility decompresses the compressed stream first, then loads code and data into memory segments in the conventional way.

The loader utility compresses the boot stream on the `.dxe-by-.dxe` basis. For each input `.dxe` file, the utility compresses the code and data together, including all code and data from any associated shared memory (`.sm`) files. The loader utility, however, does not compress automatically any data from any associated overlay files. To compress data and code from the overlay file, call the utility with the `-compressionOverlay` switch, either from the property page or from the command line.

Compressed Streams

The basic structure of a loader file with compressed streams is shown in [Figure 5-5](#).

KERNEL WITH DECOMPRESSION ENGINE
1ST .dxe COMPRESSED STREAM
1ST .dxe UNCOMPRESSED STREAM
2ND .dxe COMPRESSED STREAM
2ND .dxe UNCOMPRESSED STREAM
...
...

Figure 5-5. Loader File with Compressed Streams

The kernel code with the decompression engine is on the top of the loader file. This section is loaded into the processor first and is executed first when a boot process starts. Once the kernel code is executed, the rest of the stream is brought into the processor. The kernel code calls the decompression routine to perform the decompression operation on the stream, and then loads the decompressed stream into the processor's memory in the same manner a conventional kernel does when it encounters a compressed stream.

Figure 5-6 shows the structure of a compressed boot stream.




Figure 5-6. Compressed Block

Compressed Block Headers

A compressed stream always has a header, followed by the payload compressed stream.

The compressed block header is comprised of three 32-bit words. The structure of a compressed block header is shown in Figure 5-7.

0X00002000	COMPRESSION TAG/FLAG
0XWBITOPAD	WINDOW SIZE/PADDED WORD COUNT
0XBYTEBYTE	COMPRESSED BYTE COUNT

Figure 5-7. Compressed Block Header

The first 32-bit word of the compressed block header holds the compression flag, 0x00002000, which indicates that it is a compressed block header.

ADSP-2126x/2136x/2137x Processor Booting

The second 32-bit word of the compressed block header holds the size of the compression window (takes the upper 16 bits) and padded word count (takes the lower 16 bits). For ADSP-2126x/2136x/2137x processors, the loader utility always rounds the byte count of the compressed stream to be a multiple of 4. The loader utility also pads 3 bytes to the compressed stream if the byte count of the compressed stream from the loader compression engine is not a multiple of 4. An actual padded byte count is a value between 0x0000 and 0x0003.

The compression window size is 8–15 bits, with the default value of 9 bits. The compression window size specifies to the compression engine a number of bytes taken from the window during the compression. The window size is the 2's exponential value.

The next 32 bits of the compressed block header holds the value of the compressed stream byte count, excluding the byte padded.

A window size selection affects, more or less, the outcome of the data compression. Streams in decompression windows of different sizes are, in general, different and most likely not compatible to each other. If you are building a custom decompression kernel, ensure the same compression window size is used for both the loader utility and the kernel. In general, a bigger compression window size leads to a smaller outcome stream. However, the benefit of a big window size is marginal in some cases. An outcome of the data compression depends on a number of factors, and a compression window size selection is only one of them. The other important factor is the coding structure of an input stream. A compression window size selection can not cause a much smaller outcome stream if the compression ability of the input stream is low.

Uncompressed Streams

Following the compressed streams, the loader utility file includes the uncompressed streams. The uncompressed streams include application codes, conflicted with the code in the initialization blocks in the processor's memory spaces, and a final block. The uncompressed stream includes only a final block if there is no conflicted code. The final block can have a zero byte count. The final block indicates the end of the application to the initialization code.

Overlay Compression

The loader utility compresses the code and data from the executable `.dxe` and shared memory `.sm` files when the `-compression` command-line switch is used alone, and leaves the code and data from the overlay (`.ov1`) files uncompressed. The `-compressionOverlay` switch directs the loader utility to compress the code and data from the `.ov1` files, in addition to compressing the code and data from the `.dxe` and `.sm` files.

The `-compressionOverlay` switch must be used in conjunction with `-compression`.

Bootting Compressed Streams

Figure 5-8 shows the bootting sequence of a loader file with compressed streams. The loader file is pre-stored in the flash memory.

1. A booting process is initialized by the processor.
2. The processor brings the 256 words of the boot kernel from the flash memory to the processor's memory for execution.
3. The decompression engine is brought in.
4. The compressed stream is brought in, then decompressed and loaded into the memory.

ADSP-2126x/2136x/2137x Processor Booting




Figure 5-8. ADSP-2126x/2136x/2137x Compressed Loader Stream: Booting Sequence

5. The uncompressed stream is brought and loaded into memory, possibly to overwrite the memory spaces taken by the compressed code.
6. The final block is brought and loaded into the memory to overwrite the memory spaces taken by the boot kernel.

Decompression Kernel File

As stated before, a decompression kernel `.dxe` file must be used when building a loader file with compressed streams. The decompression kernel file has a built-in decompression engine to decompress the compressed streams from the loader file.

A decompression kernel file can be specified from the loader property page or from the command line via the `-l userkernel` switch. VisualDSP++ includes the default decompression kernel files, which the loader utility

uses if no other kernel file is specified. If building a custom decompression kernel, ensure that you use the same decompression function, and use the same compression window size for both the kernel and the loader utility.

The default decompression kernel files are stored in the ...\[2126x\ldr\zlib](#) and ...\[2136x\ldr\zlib](#) subdirectories of the VisualDSP++ installation directory. The loader utility uses the window size of 9 bits to perform the compression operation. The compression window size can be changed through the loader property page or the `-compressWS #` command-line switch. The valid range for the window size is from 8 to 15 bits.

ADSP-2126x/2136x/2137x Processor Loader Guide

Loader operations depend on the loader options, which control how the loader utility processes executable files. You select features such as boot modes, boot kernels, and output file formats via the loader options. These options are specified on the loader utility's command line or via the **Load** page of the **Project Options** dialog box in the VisualDSP++ environment.

The **Load** page consists of multiple panes. For information specific to the ADSP-2126x/2136x/2137x processor, refer to the VisualDSP++ online help for that processor. When you open the **Load** page, the default loader settings for the selected processor are already set. Use the **Additional Options** box to enter options that have no dialog box equivalent.



Option settings on the **Load** page correspond to switches displayed on the command line.

These sections describe how to produce a bootable loader file (.ldr):

- [“Using ADSP-2126x/2136x/2137x Loader Command Line” on page 5-42](#)
- [“Using VisualDSP++ Interface \(Load Page\)” on page 5-49](#)

Using ADSP-2126x/2136x/2137x Loader Command Line

Use the following syntax for the SHARC loader command line.

```
elfloader inputfile -proc processor -switch [-switch ...]
```

where:

- *inputfile*—Name of the executable file (.dxe) to be processed into a single boot-loadable file. An input file name can include the drive and directory. Enclose long file names within straight quotes, “long file name”.
- -proc *processor*—Part number of the processor (for example, -proc ADSP-21262) for which the loadable file is built. The -proc switch is mandatory.
- -switch ...—One or more optional switches to process. Switches select operations and boot modes for the loader utility. A list of all switches and their descriptions appear in [Table 5-18 on page 5-44](#).



Command-line switches are not case-sensitive and may be placed on the command line in any order.

The following command line,

```
elfloader Input.dxe -bSPIflash -proc ADSP-21262
```

runs the loader utility with:

- *Input.dxe*—Identifies the executable file to process into a boot-loadable file. Note that the absence of the -o switch causes the output file name to default to *Input.ldr*.

Loader for ADSP-2126x/2136x/2137x SHARC Processors

- `-bspiflash`—Specifies SPI flash port booting as the boot type for the boot-loadable file.
- `-proc ADSP-21262` —Specifies ADSP-21262 as the target processor.

File Searches

File searches are important in loader processing. The loader utility supports relative and absolute directory names, default directories, and user-selected directories for file search paths. File searches occur as described [on page 1-16](#).

File Extensions

Some loader switches take a file name as an optional parameter. [Table 5-17](#) lists the expected file types, names, and extensions.


Table 5-17. File Extensions

Extension	File Description
<code>.dxe</code>	Executable files and boot kernel files. The loader utility recognizes overlay memory files (<code>.ovl</code>) and shared memory files (<code>.sm</code>), but does not expect these files on the command line. Place <code>.ovl</code> and <code>.sm</code> files in the same directory as the <code>.dxe</code> file that refers to them. The loader utility finds the files when processing the <code>.dxe</code> file. The <code>.ovl</code> and <code>.sm</code> files may also be placed in the <code>.ovl</code> and <code>.sm</code> file output directory specified in the <code>.ldr</code> file.
<code>.ldr</code>	Loader output file.

Loader Command-Line Switches


Table 5-18 is a summary of the ADSP-2126x, ADSP-2136x, and ADSP-2137x loader switches.

Table 5-18. ADSP-2126x/2136x/2137x Loader Command-Line Switches

Switch	Description
-bprom -bspislave -bspi -bspimaster -bspiprom -bspiflash	Specifies the boot mode. The -b switch directs the loader utility to prepare a boot-loadable file for the specified boot mode. The valid modes (boot types) are PROM, SPI slave, SPI master, SPI PROM, and SPI flash. If -b does not appear on the command line, the default is -bprom. To use a custom boot kernel, the boot type selected with the -b switch must correspond with the boot kernel selected with the -l switch. Otherwise, the loader utility automatically selects a default boot kernel based on the selected boot type (see “ADSP-2126x/2136x/2137x Processors Boot Kernels” on page 5-19). Do not use with the -nokernel switch.
-compression	Directs the loader utility to compress the application data and code, including all data and code from the application-associated shared memory files (see “ADSP-2126x/2136x/2137x Processors Compression Support” on page 5-35). The data and code from the overlay files are not compressed if this switch is used alone (see -compressionOverlay).
-compressionOverlay	Directs the loader utility to compress the application data and code from the associated overlay files (see “Overlay Compression” on page 5-39).  This switch must be used with -compression.
-compressWS #	The -compressWS # switch specifies a compression window size in bytes. The number is a 2's exponential value to be used by the compression engine. The valid values are [8-15], with the default of 9.



Loader for ADSP-2126x/2136x/2137x SHARC Processors

Table 5-18. ADSP-2126x/2136x/2137x Loader Command-Line Switches

Switch	Description
-fhex -fASCII -fbinary -finclude -fs1 -fs2 -fs3	Specifies the format of a boot-loadable file (Intel hex-32, ASCII, binary, include). If the -f switch does not appear on the command line, the default boot file format is Intel hex-32 for PROM and SPI PROM, ASCII for SPI slave, SPI flash, and SPI master. Available formats depend on the boot type selection (-b switch): <ul style="list-style-type: none"> • For PROM and SPI PROM boot types, select a hex, ASCII, s1, s2, s3, or include format. • For other SPI boot types, select an ASCII or binary format.
-h or -help	Invokes the command-line help, outputs a list of command-line switches to standard output, and exits. By default, the -h switch alone provides help for the loader driver. To obtain a help screen for the target processor, add the -proc switch to the command line. For example: type elfloader -proc ADSP-21262 -h to obtain help for ADSP-2126x/2136x and ADSP-2137x processors.
-hostwidth #	Sets up the word width for the .ldr file. By default, the word width for PROM and SPI PROM boot modes is 8; for SPI slave, SPI flash, and SPI master boot modes is 32. The valid word widths are: <ul style="list-style-type: none"> • 8 for Intel hex 32 and Motorola S-records formats; • 8, 16, or 32 for ASCII, binary, and include formats
-id#exe= <i>filename</i>	Specifies the processor ID. Directs the loader utility to use the processor ID (#) for a corresponding executable file (the <i>filename</i> parameter) when producing a boot-loadable file. This switch is used to produce a boot-loadable file to boot multiple processors. Valid values for # are 0, 1, 2, 3, 4, 5, 6, and 7. Do not use this switch for single-processor systems. For single-processor systems, use <i>filename</i> as a parameter without a switch.  This switch is applicable to the ADSP-21367/21368/21369 and ADSP-2137x processors only.


ADSP-2126x/2136x/2137x Processor Loader Guide

Table 5-18. ADSP-2126x/2136x/2137x Loader Command-Line Switches

Switch	Description
<code>-id#ref=N</code>	<p>Directs the loader utility to share the boot stream for processor <i>N</i> with processor <i>#</i>. If the executable file of the <i>#</i> processor is identical to the executable of the <i>N</i> processor, the switch can be used to set the start address of the processor with ID of <i>#</i> to be the same as that of the processor with ID of <i>N</i>. This effectively reduces the size of the loader file by providing a single copy of the file to two or more processors in a multiprocessor system.</p> <p> This switch is applicable to the ADSP-21367/21368/21369 and ADSP-2137x processors only.</p>
<code>-l userkernel</code>	<p>Directs the loader utility to use the specified <i>userkernel</i> and to ignore the default boot kernel for the boot-loading routine in the output boot-loadable file.</p> <p>Note: The boot kernel file selected with this switch must correspond to the boot type selected with the <code>-b</code> switch).</p> <p>If the <code>-l</code> switch does not appear on the command line, the loader utility searches for a default boot kernel file in the installation directory, (see “ADSP-2126x/2136x/2137x Processors Boot Kernels” on page 5-19). For kernels with the decompression engine, see “Decompression Kernel File” on page 5-40.</p> <p> The loader utility does not search for any kernel file if <code>-nokernel</code> is selected.</p>
<code>-nokernel[message1, message2]</code>	<p>Supports internal boot mode. The <code>-nokernel</code> switch directs the loader utility:</p> <ul style="list-style-type: none"> • Not to include the boot kernel code into the loader (<code>.ldr</code>) file. • Not to perform any special handling for the 256 instructions located in the IVT. • To put two 32-bit hex messages in the final block header (optional). • Not to include the initial word in the loader file. <p>For more information, see “Internal Boot Mode” on page 5-17.</p>
<code>-o filename</code>	<p>Directs the loader utility to use the specified <i>filename</i> as the name for the loader’s output file. If the <code>-o filename</code> is absent, the default name is the root name of the input file with an <code>.ldr</code> extension.</p>


Loader for ADSP-2126x/2136x/2137x SHARC Processors

Table 5-18. ADSP-2126x/2136x/2137x Loader Command-Line Switches

Switch	Description															
<code>-paddress</code>	Specifies the PROM start address. This EPROM address corresponds to 0x80000 (ADSP-2126x processors) or to 0x90000 (ADSP-2136x/2137x processors). The <code>-p</code> switch starts the boot-loadable file at the specified address in the EPROM. If the <code>-p</code> switch does not appear on the command line, the loader utility starts the EPROM file at address 0x0.															
<code>-proc processor</code>	Specifies the processor. This is a mandatory switch. The <i>processor</i> argument is one of the following: <table style="margin-left: 20px; border: none;"> <tr> <td>ADSP-21261</td> <td>ADSP-21262</td> <td>ADSP-21266</td> </tr> <tr> <td>ADSP-21267</td> <td>ADSP-21362</td> <td>ADSP-21363</td> </tr> <tr> <td>ADSP-21264</td> <td>ADSP-21365</td> <td>ADSP-21366</td> </tr> <tr> <td>ADSP-21267</td> <td>ADSP-21368</td> <td>ADSP-21369</td> </tr> <tr> <td>ADSP-21371</td> <td>ADSP-21375</td> <td></td> </tr> </table>	ADSP-21261	ADSP-21262	ADSP-21266	ADSP-21267	ADSP-21362	ADSP-21363	ADSP-21264	ADSP-21365	ADSP-21366	ADSP-21267	ADSP-21368	ADSP-21369	ADSP-21371	ADSP-21375	
ADSP-21261	ADSP-21262	ADSP-21266														
ADSP-21267	ADSP-21362	ADSP-21363														
ADSP-21264	ADSP-21365	ADSP-21366														
ADSP-21267	ADSP-21368	ADSP-21369														
ADSP-21371	ADSP-21375															
<code>-retainSecondStageKernel</code>	Directs the loader utility to retain the decompression code in the memory at runtime.  The <code>-retainSecondStageKernel</code> switch must be used with <code>-compression</code> .															

ADSP-2126x/2136x/2137x Processor Loader Guide

Table 5-18. ADSP-2126x/2136x/2137x Loader Command-Line Switches

Switch	Description
-si-revision # none any	<p>The <code>-si-revision {# none any}</code> switch provides a silicon revision of the specified processor.</p> <p>The switch parameter represents a silicon revision of the processor specified by the <code>-proc processor</code> switch. The parameter takes one of three forms:</p> <ul style="list-style-type: none"> • The <code>none</code> value indicates that the VisualDSP++ ignores silicon errata. • The <code>#</code> value indicates one or more decimal digits, followed by a point, followed by one or two decimal digits. Examples of revisions are: 0.0; 1.12; 23.1. Revision 0.1 is distinct from and “lower” than revision 0.10. The digits to the left of the point specify the chip tapeout number; the digits to the right of the point identify the metal mask revision number. The number to the right of the point cannot exceed decimal 255. • The <code>any</code> value indicates that VisualDSP++ produces an output file that can be run at any silicon revision. <p>The switch generates either a warning about any potential anomalous conditions or an error if any anomalous conditions occur.</p> <p> In the absence of the switch parameter (a valid revision value)—<code>-si-revision</code> alone or with an invalid value—the loader utility generates an error.</p>
-v	Outputs verbose loader messages and status information as the loader utility processes files.
-version	Directs the loader utility to show its version information. Type <code>elfloader -version</code> to display the version of the loader drive. Add the <code>-proc</code> switch, for example, <code>elfloader -proc ADSP-21262 -version</code> to display version information of both loader drive and SHARC loader.

Using VisualDSP++ Interface (Load Page)

After selecting a **Loader file** as the target type on the **Project** page in VisualDSP++ **Project Options** dialog box, modify the default options on the **Load** pages (also called loader property page). Click **OK** to save the selections. Selecting **Build Project** from the **Project** menu generates a loader file. For information relative to a specific processor, refer to the VisualDSP++ online help for that processor.

VisualDSP++ invokes the `elfloader` utility to build the output file. Dialog box buttons and fields correspond to command-line switches and parameters (see [Table 5-18 on page 5-44](#)). Use the **Additional Options** box to enter options that have no dialog box equivalent.

ADSP-2126x/2136x/2137x Processor Loader Guide

6 LOADER FOR TIGERSHARC PROCESSORS

This chapter explains how the loader utility (`elfloader.exe`) is used to convert executable (`.dxe`) files into boot-loadable or non-bootable files for ADSP-TSxxx TigerSHARC processors.

Refer to [“Introduction” on page 1-1](#) for the loader utility’s overview; the introductory material applies to all processor families. Loader operations specific to ADSP-TSxxx TigerSHARC processors are detailed in the following sections.

- [“TigerSHARC Processor Booting” on page 6-2](#)
Provides general information on various booting modes, including information on boot kernels.
- [“TigerSHARC Loader Guide” on page 6-5](#)
Provides reference information on the loader utility’s command-line syntax and switches.

Refer to the processor’s data sheet and hardware reference manual for more information on system configuration, peripherals, registers, and operating modes.

TigerSHARC Processor Booting

At chip reset, a TigerSHARC processor loads (bootstraps) a 256-instruction program (called a boot kernel) into the processor's internal memory. The boot kernel program may be stored on an external PROM, a host processor, or another TigerSHARC processor. The boot type is selected via the processor's boot mode select ($\overline{\text{BMS}}$) pin as described in [“Boot Type Selection” on page 6-3](#). After the boot kernel loads, it executes itself and then loads the rest of the application program and data into the processor. The combination of the boot kernel and the application program comprises a boot-loadable file.

TigerSHARC processors support three booting modes: EPROM/flash, host, and link. The boot-loadable files for each of these modes pack the boot data into 32-bit instructions and use a DMA channel of the processor's DMA controller to boot-load the instructions.

Additionally, there are several no-boot modes, which do not require kernels.

- In EPROM/flash boot mode, the loader utility generates a PROM image that contains all project data and loader code. The project data is then stored in an 8-bit wide external EPROM. After reset, the processor performs a special booting scenario, reading the EPROM content through the processor's external port and initializing on-chip and off-chip memories.
- In host boot mode, the processor accepts boot data from a 32- or 64-bit synchronous microprocessor (host). The host writes a boot-loadable file to the processor's `AUTODMA` register through the processor's external port, one 32-bit word at a time. Once the last word is written, the processor takes over and runs the user code.

- In link port boot mode, the processor receives boot data via its link port from another TigerSHARC processor.



EE-174: ADSP-TS101S TigerSHARC Processor Boot Loader Kernels Operation and *EE-200: ADSP-TS20x TigerSHARC Processor Boot Loader Kernels Operation* provide additional information about the loader. These EE notes are available from the Analog Devices Web site:

<http://www.analog.com/processors/processors/tiger-sharc/technicalLibrary/index.html>.

Boot Type Selection

To determine the boot mode, a TigerSHARC processor samples its boot mode select ($\overline{\text{BMS}}$) pin. While the processor is held in reset, the $\overline{\text{BMS}}$ pin is an active input.


If $\overline{\text{BMS}}$ is sampled low a certain number of clock cycles after reset, EPROM/flash boot is selected and, after $\overline{\text{RESET}}$ goes high, $\overline{\text{BMS}}$ becomes an output, acting as EPROM chip select.

If $\overline{\text{BMS}}$ is sampled high after reset, the TigerSHARC processor is at an IDLE state, waiting for a host or link boot.

The 100K Ohm internal pull-down on $\overline{\text{BMS}}$ may not suffice, depending on the line loading. Thus, an additional external pull-down resistor may be necessary for the EPROM boot mode. If host or link boot is desired, $\overline{\text{BMS}}$ must be high and may be tied directly to the system power bus.

TigerSHARC Processor Boot Kernels

Upon completion of the DMA, in all boot modes, the boot-loading process continues by downloading the boot kernel into the processor memory. The boot kernel sets up and initializes the processor's memory. After initializing the rest of the system, the boot kernel overwrites itself.

 You can build an `.ldr` file that includes or does not include a kernel. To build without a kernel, use the `-nokernel` command-line switch or uncheck the **Use boot kernel** option on the **Kernel** page of the **Project Options** dialog box.

VisualDSP++ includes three distinct kernel programs for each TigerSHARC processor. A boot kernel is loaded at reset into a memory segment, `seg_ldr`, which is defined in the `ADSP-TSxxx_Loader.ldr` file. The provided files are located in the `...\\VisualDSP\\TS\\ldr` directory.

Table 6-1. TigerSHARC Boot Kernel Source Files

PROM Boot Kernel	Host Boot Kernel	Link Port Boot Kernel
Ts101_prom.asm	Ts101_host.asm	Ts101_link.asm
Ts201_prom.asm	Ts201_host.asm	Ts201_link.asm
Ts202_prom.asm	Ts202_host.asm	Ts202_link.asm
Ts203_prom.asm	Ts203_host.asm	Ts203_link.asm

Boot Kernel Modification


For most systems, some customization of the boot kernel is required. The operation of other tools (notably the C/C++ compiler) is influenced by loader usage.

For more information on boot kernel operations, refer to the comments in the corresponding boot kernel source files and application notes *EE-174: ADSP-TS101S TigerSHARC Processor Boot Loader Kernels Operation* and *EE-200: ADSP-TS20x TigerSHARC Processor Boot Loader Kernels Operation*. The notes can be found at:

<http://www.analog.com/processors/processors/tigersharc/technicalLibrary/index.html>.

TigerSHARC Loader Guide

Loader operations depend on the loader options, which control how the loader utility processes executable files. You select features such as boot modes, boot kernels, and output file formats via the loader options. These options are specified on the loader utility's command line or via the **Load** page of the **Project Options** dialog box in the VisualDSP++ environment. When you open the **Load** page, the default loader settings for the selected processor are already set.

 Option settings on the **Load** page correspond to switches displayed on the command line.

These sections describe how to produce a bootable file (.ldr):

- “Using TigerSHARC Loader Command Line” on page 6-6
- “Using VisualDSP++ Interface (Load Page)” on page 6-12

Using TigerSHARC Loader Command Line

The TigerSHARC loader utility uses the following command-line syntax.

For a single input file:

```
elfloader inputfile -proc processor [-switch ...]
```

For multiple input files:

```
elfloader inputfile1 inputfile2 ... -proc processor [-switch ...]
```

where:

- *inputfile*—Name of the executable file (.dxe) to be processed into a single boot-loadable or non-bootable file. An input file name can include the drive and directory.

For multiprocessor or multi-input systems, specify multiple input .dxe files. Use the `-id#exe=` switch, where # is the ID number (from 0 to 7) of the processor. Enclose long file names within straight quotes, "long file name".

- `-proc processor`—Part number of the processor (for example, ADSP-TS101) for which the loadable file is built.
- `-switch ...`—One or more optional switches to process. Switches select operations and modes for the loader utility.



Command-line switches may be placed on the command line in any order. For a multi-input system, the loader utility processes the input executable files in the ascending order from the `-id#exe=` switch presented on the command line.


```
elfloader -p0.dxe -proc ADSP-TS101 -bprom -fhex -l Ts101_prom.dxe
```

In the above example, the command line runs the loader utility with:

- `p0.dxe`—Identifies the executable file to process into a boot-loadable file. Note the absence of the `-o` switch causes the output file name to default to `p0.ldr`.
- `-proc ADSP-TS101`—Specifies ADSP-TS101 as the processor type.
- `-bprom`—Specifies EPROM booting as the boot type for the boot-loadable file.
- `-fhex`—Specifies Intel hex-32 format for the boot-loadable file.
- `-l TS101_prom.exe`—Specifies the boot kernel file to be used for the boot-loadable file.

```
elfloader -id2exe=p0.dxe -id3exe=p1.dxe -proc ADSP-TS101 -bprom  
-fhex -l Ts101_prom.dxe
```

In the above example, the command line runs the loader utility with:

- `p0.dxe`—Identifies the executable file for the processor with ID of 2 to process into a boot-loadable file. Note the absence of the `-o` switch causes the output file name to default to `p0.ldr`.
- `-p1.dxe`—Identifies the executable file for the processor with ID of 3 to process into a boot-loadable file.
- `-proc ADSP-TS101`—Specifies ADSP-TS101 as the processor type.
- `-bprom`—Specifies EPROM booting as the boot type for the boot-loadable file.
- `-fhex`—Specifies Intel hex-32 format for the boot-loadable file.
- `-l Ts101_prom.exe`—Specifies the boot kernel file to be used for the boot-loadable file.

File Searches

File searches are important in loader processing. The loader utility supports relative and absolute directory names, default directories, and user-selected directories for file search paths. File searches occur as described [on page 1-1](#).

File Extensions

Some loader switches take a file name as an optional parameter. [Table 6-2](#) lists the expected file types, names, and extensions. The loader utility takes files with extensions of `.dxe`, `.ovl`, and `.sm` but expects only those with extension `.dxe` in a command line on the **Load** page. The loader utility finds files with extensions of `.ovl` and `.sm` as it processes the associated `.dxe` file. The loader utility searches for `.ovl` and `.sm` files in the directory holding the `.dxe` files, in the directory specified in the `.ldr` file, or in the current directory.

Table 6-2. TigerSHARC File Extensions

Extension	File Description
<code>.dxe</code>	Loader input files and boot kernel files.
<code>.ldr</code>	Loader output file.
<code>.ovl</code>	Overlay files. The loader utility does not expect them on a command line.
<code>.sm</code>	Shared memory files. The loader utility does not expect them on a command line.

TigerSHARC Command-Line Switches

A summary of the loader command-line switches appears in [Table 6-3](#).


Table 6-3. TigerSHARC Loader Command-Line Switches

Switch	Description
-bprom -bhost -blink	Prepares a boot-loadable file for the specified boot mode. Valid boot types include PROM, host, and link port. If the <code>-b</code> switch does not appear on the command line, the default setting is <code>-bprom</code> . To use a custom kernel, the boot type selected with the <code>-b</code> switch must correspond to the boot kernel selected with the <code>-l</code> switch.
-fhex -fASCII -fbinary -fs1 -fs2 -fs3	Prepares a boot-loadable file in the specified format. Available format selections are: hex (Intel hex-32), s1, s2, s3 (Motorola S-records), include, ASCII, and binary. Valid formats depend on the <code>-b</code> switch boot type selection. <ul style="list-style-type: none"> For a PROM boot type, use a hex, s1, s2, s3, include, binary, or ASCII format. For host or link port booting, use ASCII or binary formats. If the <code>-f</code> switch does not appear on the command line, the default boot type format is hex for PROM, and ASCII for host or link.
-h or -help	Invokes the command-line help, outputs a list of command-line switches to standard output, and exits. By default, the <code>-h</code> switch alone provides help for the loader driver. To obtain a help screen for the target TigerSHARC processor, add the <code>-proc</code> switch to the command line. For example, type <code>elfloader-proc ADSP-TS101 -h</code> to obtain help for the ADSP-TS101S processor.
-id#exe= <i>filename</i>	Directs the loader utility to use the processor ID number for the corresponding executable file when producing a boot-loadable file for a EPROM- or host-boot multiprocessor system. Use this switch only to produce a boot-loadable file that boots multiple processors from a single EPROM. Valid # are 0, 1, 2, 3, 4, 5, 6, and 7. Warning: Do not use this switch for single-processor systems. For single-processor systems, use the executable file name as a parameter without a switch.

Table 6-3. TigerSHARC Loader Command-Line Switches (Cont'd)

Switch	Description
-l <i>userkernel</i>	Directs the loader utility to use the specified <i>userkernel</i> and to ignore the default boot kernel for the boot-loading routine in the output boot-loadable file. Note: The boot kernel file selected with this switch must correspond to the boot type selected with the -b switch). If -l does not appear on the command line, the loader utility searches for a default boot kernel file in the installation directory (see “TigerSHARC Processor Boot Kernels” on page 6-4).
-nokernel	Supports internal boot mode. The -nokernel switch directs the loader utility not to include the boot kernel code into the loader (.ldr) file.
-o <i>filename</i>	Directs the loader utility to use the specified <i>filename</i> as the name of the loader output file. If the <i>filename</i> is absent, the default name is the name of the input file with an .ldr extension.
-p #	Specifies the EPROM start address (hex format) for the boot-loadable file. If the -p switch does not appear on the command line, the loader utility starts the EPROM file at address 0x0 in the EPROM; this EPROM address corresponds to address 0x4000000 in a TigerSHARC processor.
-proc <i>processor</i>	Specifies the target processor. The <i>processor</i> can be one of the following: ADSP-TS101, ADSP-TS201, ADSP-TS202, or ADSP-TS203.
-t #	Sets the number of timeout cycles (#) as a maximum number of cycles the processor spends initializing external memory. Valid values range from 3 to 32765 cycles; 32765 is the default value. The timeout value is directly related to the number of cycles the processor locks the bus for boot-loading, instructing the processor to lock the bus for no more than 2x timeout number of cycles. When working with a fast host that cannot tolerate being locked out of the bus, use a relatively small timeout value.
-v	Outputs verbose loader messages and status information as the loader utility processes files.

Table 6-3. TigerSHARC Loader Command-Line Switches (Cont'd)

Switch	Description
-version	<p>Directs the loader utility to display its version information. Type <code>elfloader -version</code> to display the version of the loader drive. Add the <code>-proc</code> switch, such as in <code>elfloader -proc ADSP-TS201 -version</code> to display version information for the loader drive and TigerSHARC loader utility.</p>
-si-revision # none any	<p>The <code>-si-revision (# none any)</code> switch provides a silicon revision of the specified processor.</p> <p>The switch parameter represents a silicon revision of the processor specified by the <code>-proc processor</code> switch. The parameter takes one of three forms:</p> <ul style="list-style-type: none"> • The <code>none</code> value indicates that the VisualDSP++ ignores silicon errata. • The <code>#</code> value indicates one or more decimal digits, followed by a point, followed by one or two decimal digits. Examples of revisions are: 0.0; 1.12; 23.1. Revision 0.1 is distinct from and “lower” than revision 0.10. The digits to the left of the point specify the chip tapeout number; the digits to the right of the point identify the metal mask revision number. The number to the right of the point cannot exceed decimal 255. • The <code>any</code> value indicates that VisualDSP++ produces an output file that can be run at any silicon revision. <p>The switch generates either a warning about any potential anomalous conditions or an error if any anomalous conditions occur. In the absence of the silicon revision switch, the loader utility selects the greatest silicon revision it is aware of, if any.</p> <p> In the absence of the switch parameter (a valid revision value)—<code>-si-revision</code> alone or with an invalid value—the loader utility generates an error.</p>

Using VisualDSP++ Interface (Load Page)

After selecting a **Loader file** as the target type on the **Project** page in VisualDSP++ **Project Options** dialog box, modify the default options on the **Load** page (also called loader property page). Click **OK** to save the selections. Selecting **Build Project** from the **Project** menu generates a loader file. For information relative to a specific processor, refer to the VisualDSP++ online help for that processor.

VisualDSP++ invokes the `elfloader` utility to build the output file. Dialog box buttons and fields correspond to command-line switches and parameters (see [Table 6-3 on page 6-9](#)). Use the **Additional Options** box to enter options that have no dialog box equivalent.

7 SPLITTER FOR SHARC AND TIGERSHARC PROCESSORS

This chapter explains how the splitter utility (`elfsp121k.exe`) is used to convert executable (`.dxe`) files into non-bootable files for ADSP-21xxx SHARC and the ADSP-TSxxx TigerSHARC processors. Non-bootable PROM image files execute from external memory of a processor. For TigerSHARC processors, the splitter utility creates a 32-bit image file. For SHARC processors, the utility creates a 48-/40-bit image file or an image file to match a physical memory size.

In most instances, developers working with SHARC and TigerSHARC processor use the loader utility instead of the splitter. One of the exceptions is a SHARC system that can execute instructions from external memory. The non-bootable PROM image files are often used with ADSP-21065L processor systems, which have limited internal memory.

Refer to [“Introduction” on page 1-1](#) for the splitter utility overview; the introductory material applies to both processor families.

Splitter operations are detailed in the following sections.

- [“Splitter Command Line” on page 7-2](#)
Provides reference information about the splitter utility’s command-line syntax and switches.
- [“VisualDSP++ Interface \(Split Page\)” on page 7-9](#)
Provides reference information about the splitter utility’s graphical user interface.

Splitter Command Line

Use the following syntax for the SHARC and TigerSHARC splitter command line.

```
elfspl21k [-switch ...] -pm &|-dm &|-64 &| -proc part_number inputfile
```

or

```
elfspl21k [-switch ...] -s section_name inputfile
```

where:

- *inputfile*—Specifies the name of the executable file (.dxe) to be processed into a non-bootable file for a single-processor system. The name of the *inputfile* file must appear at the end of the command. The name can include the drive, directory, file name, and file extension. Enclose long file names within straight quotes; for example, “long file name”.
- *-switch ...*—One or more optional switches to process. Switches select operations for the splitter utility. Switches may be used in any order. A list of the splitter switches and their descriptions appear in [Table 7-2 on page 7-5](#).
- *-pm &|-dm &|-64*—For SHARC processors, the &| symbol between the switches indicates AND/OR. The splitter command line must include one or more of *-pm*, *-dm*, or *-64* (or the *-s* switch). The *-64* switch corresponds to DATA64 memory space.



TigerSHARC processors do not have *-pm*, *-dm*, or *-64* switches.

Splitter for SHARC and TigerSHARC Processors

- `-s section_name`—The `-s` switch can be used without the `-pm`, `-dm`, or `-64` switch. The splitter command line must include one or more of the `-pm`, `-dm`, and, `-64` switches or the `-s` switch.



Most items in the splitter command line are not case sensitive; for example, `-pm` and `-PM` are interchangeable. However, the names of memory sections must be identical, including case, to the names used in the executable.

Each of the following command lines,

```
elfspl21k -pm -o pm_stuff my_proj.dxe -proc ADSP21161
elfspl21k -dm -o dm_stuff my_proj.dxe -proc ADSP21161
elfspl21k -64 -o 64_stuff my_proj.dxe -proc ADSP21161
elfspl21k -s seg-code -o seg-code my_proj.dxe
```

runs the splitter utility for the ADSP-21161 processor. The first command produces a PROM file for program memory. The second command produces a PROM file for data memory. The third command produces a PROM file for `DATA64` memory. The fourth command produces a PROM file for section `seg-code`.

The switches on these command lines are as follows.

<code>-pm</code>	Selects program memory (<code>-pm</code>), data memory (<code>-dm</code>), or <code>DATA64</code> memory (<code>-64</code>) as sources in the executable for extraction and placement into the image. <code>DATA64</code> memory does not apply to ADSP-2106x processors.
<code>-dm</code>	Warning: The <code>-pm</code> , <code>-dm</code> , or <code>-64</code> switch does not apply to ADSP-TSxxx processors.
<code>-64</code>	Because these are the only switches used to identify the memory source, the specified sources are <code>PM</code> , <code>DM</code> , or <code>DATA64</code> memory sections. Because no other content switches appear on these command lines, the output file format defaults to a Motorola 32-bit format, and the PROM word width of the output defaults to 8 bits for all PROMs.

Splitter Command Line

-o pm_stuff	Specify names for the output files. Use different names so the output of a run does not overwrite the output of a previous run. The output names are pm_stuff.s_# and dm_stuff.s_#. The splitter utility adds the .s_# file extension to the output files; # is a number that differentiates one output file from another.
-o dm_stuff	
-o seg-code	
my_proj.dx	Specifies the name of the input (.dxe) file to be processed into non-bootable PROM image files.

File Searches

File searches are important in the splitter process. The splitter utility supports relative and absolute directory names, default directories, and user-selected directories for file search paths. File searches occur as described [on page 1-16](#).

Output File Extensions

The splitter utility follows the conventions shown in [Table 7-1](#) for output file extensions.

Table 7-1. Output File Extensions

Extension	File Description
.s_#	Motorola S-record format file. The # indicates the position (0 = least significant, 1 = next-to-least significant, and so on). For info about Motorola S-record file format, refer to “Output Files in Motorola S-Record Format” on page A-11 .
.h_#	Intel hex-32 format file. The # indicates the position (0 = least significant, 1 = next-to-least significant, and so on). For information about Intel hex-32 file format, refer to “Splitter Output Files in Intel Hex-32 Format” on page A-13 .
.stk	Byte-stacked format file. These files are intended for host transfer of data, not for PROMs. For more information about byte stacked file format, format files, refer to “Splitter Output Files in Byte-Stacked Format” on page A-14 .

Splitter Command-Line Switches

A list of the splitter command-line switches appears in [Table 7-2](#).

Table 7-2. Splitter Command-Line Switches

Item	Description
-64	The -64 (include DATA64 memory) switch directs the splitter utility to extract all sections declared as 64-bit memory sections from the input .dxe file. The switch influences the operation of the -ram and -norom switches, adding 64-bit data memory as their target.
-dm	The -dm (include data memory) switch directs the splitter utility to extract memory sections declared as data memory ROM from the input .dxe file. The -dm switch influences the operation of the -ram and -norom switches, adding data memory as their target.
-o <i>imagefile</i>	The -o (output file) switch directs the splitter utility to use <i>imagefile</i> as the name of the splitter output file(s). If not specified, the default name for the splitter output file is <i>inputfile.ext</i> , where <i>ext</i> depends on the output format.
-norom	The -norom (no ROM in PROM) switch directs the splitter utility to ignore ROM memory sections in the <i>inputfile</i> when extracting information for the output image. The -dm and -pm switches select data memory or program memory. The operation of the -s switch is not influenced by the -norom switch.
-pm	The -pm (include program memory) switch directs the splitter utility to extract memory sections declared program memory ROM from the input .dxe file. The -pm switch influences the operation of the -ram and -norom switches, adding program memory as the target.

Splitter Command Line

Table 7-2. Splitter Command-Line Switches (Cont'd)

Item	Description
<p><code>-r # [# ...]</code></p>	<p>The <code>-r</code> (PROM widths) switch specifies the number of PROM files and their width in bits. The splitter utility can create PROM files for 8-, 16-, and 32-bit wide PROMs. The default width is 8 bits. Each <code>#</code> parameter specifies the width of one PROM file. Place <code>#</code> parameters in order from most significant to least significant. The sum of the <code>#</code> parameters must equal the bit width of the destination memory (40 bits for DM, 48 bits for PM, or 64 bits for 64-bit memory).</p> <p>Example: <code>elfspl21k -dm -r 16 16 8 myfile.dxe</code> This command extracts data memory ROM from <code>myfile.dxe</code> and creates the following output PROM files.</p> <ul style="list-style-type: none"> • <code>myfile.s_0</code>—8 bits wide, contains bits 7–0 • <code>myfile.s_1</code>—16 bits wide, contains bits 23–8 • <code>myfile.s_2</code>—16 bits wide, contains bits 39–24 <p>The width of the three output files is 40 bits.</p>
<p><code>-ram</code></p>	<p>The <code>-ram</code> (include RAM in PROM) switch directs the splitter utility to extract RAM sections from the <code>inputfile</code>. The <code>-dm</code>, <code>-pm</code>, and <code>-64</code> switches select the memory. The <code>-s</code> switch is not influenced by the <code>-ram</code> switch.</p>
<p><code>-f h</code> <code>-f s1</code> <code>-f s2</code> <code>-f s3</code> <code>-f b</code></p>	<p>The <code>-f</code> (PROM file format) switch directs the splitter utility to generate a non-bootable PROM image file in the specified format. Available selection include:</p> <ul style="list-style-type: none"> • <code>h</code>—Intel hex-32 format • <code>s1</code>—Motorola EXORciser format • <code>s2</code>—Motorola EXORMAX format • <code>s3</code>—Motorola 32-bit format • <code>b</code>—byte stacked format <p>If the <code>-f</code> switch does not appear on the command line, the default format for the PROM file is Motorola 32-bit (<code>s3</code>). For information on file formats, see “Build Files” on page A-5.</p>
<p><code>-s section_name</code></p>	<p>The <code>-s</code> (include memory section) switch directs the splitter utility to extract the contents of the specified memory section (<code>section_name</code>). Use the <code>-s section_name</code> switch as many times as needed. Each instance of the <code>-s</code> switch can specify only one <code>section_name</code>.</p> <p>Warning: Do not use <code>-s</code> with (<code>-pm</code>, <code>-dm</code>, or <code>-64</code>).</p>


Splitter for SHARC and TigerSHARC Processors

Table 7-2. Splitter Command-Line Switches (Cont'd)

Item	Description
<code>-proc part_number</code>	<p>Specifies the processor type to the splitter utility. This is a mandatory switch. Valid processors are:</p> <ul style="list-style-type: none">• ADSP-21060, ADSP-21061, ADSP-21062, ADSP-21065L• ADSP-21160, ADSP-21161• ADSP-21261, ADSP-21262, ADSP-21266, ADSP-21267,• ADSP-21363, ADSP-21364, ADSP-21365, ADSP-21366, ADSP-21367, ADSP-21368, ADSP-21369,• ADSP-21371, ADSP-21375• ADSP-TS101, ADSP-TS201, ADSP-TS202, and ADSP-TS203
<code>-u #</code>	<p>(Byte-stacked format files only) The <code>-u</code> (user flags) switch, which may be used only in combination with the <code>-f b</code> switch, directs the splitter utility to use the number <code>#</code> in the user-flags field of a byte stacked format file.</p> <p>If the <code>-u</code> switch is not used, the default value for the number is 0. By default, <code>#</code> is decimal. If <code>#</code> is prefixed with <code>0x</code>, the splitter utility interprets the number as hexadecimal. For more information, see “Splitter Output Files in Byte-Stacked Format” on page A-14.</p>

Splitter Command Line

Table 7-2. Splitter Command-Line Switches (Cont'd)

Item	Description
<p>-si-revision # none any</p>	<p>The <code>-si-revision {# none any}</code> switch provides a silicon revision of the specified processor.</p> <p>The switch parameter represents a silicon revision of the processor specified by the <code>-proc processor</code> switch. The parameter takes one of three forms:</p> <ul style="list-style-type: none"> • The <code>none</code> value indicates that the VisualDSP++ ignores silicon errata. • The <code>#</code> value indicates one or more decimal digits, followed by a point, followed by one or two decimal digits. Examples of revisions are: 0.0; 1.12; 23.1. Revision 0.1 is distinct from and “lower” than revision 0.10. The digits to the left of the point specify the chip tapeout number; the digits to the right of the point identify the metal mask revision number. The number to the right of the point cannot exceed decimal 255. • The <code>any</code> value indicates that VisualDSP++ produces an output file that can be run at any silicon revision. <p>The switch generates either a warning about any potential anomalous conditions or an error if any anomalous conditions occur.</p> <p>In the absence of the silicon revision switch, the loader selects the greatest silicon revision it is aware of, if any.</p> <p> In the absence of the switch parameter (a valid revision value)—<code>-si-revision</code> alone or with an invalid value—the loader generates an error.</p>
<p>-version</p>	<p>Directs the splitter utility to show its version information.</p>

VisualDSP++ Interface (Split Page)

After selecting a **Splitter file** as the target type on the **Project** page in VisualDSP++ **Project Options** dialog box, modify the default options on the **Project: Split** page (also called splitter property page). Click **OK** to save the selections. Selecting **Build Project** from the **Project** menu invokes the splitter utility to build a non-bootable PROM image file.

Splitter operation relies on splitter options, which control the processing of the executable files into output files. The page buttons and fields correspond to the splitter utility's command-line switches and parameters (see [Table 7-2 on page 7-5](#)). Use the **Additional Options** box to enter options that do not have dialog box equivalents. Refer to VisualDSP++ online Help for details.

VisualDSP++ Interface (Split Page)

A FILE FORMATS

VisualDSP++ development tools support many file formats, in some cases several for each development tool. This appendix describes file formats that are prepared as inputs and produced as outputs.

The appendix describes three types of files:

- [“Source Files” on page A-2](#)
- [“Build Files” on page A-5](#)
- [“Debugger Files” on page A-16](#)

Most of the development tools use industry-standard file formats. These formats are described in [“Format References” on page A-17](#).

Source Files

This section describes the following source (input) file formats.

- “C/C++ Source Files” on page A-2
- “Assembly Source Files” on page A-3
- “Assembly Initialization Data Files” on page A-3
- “Header Files” on page A-4
- “Linker Description Files” on page A-4
- “Linker Command-Line Files” on page A-4

C/C++ Source Files

C/C++ source files are text files (.c, .cpp, .cxx, and so on) containing C/C++ code, compiler directives, possibly a mixture of assembly code and directives, and, typically, preprocessor commands.

Several dialects of C code are supported: pure (portable) ANSI C, and at least two subtypes¹ of ANSI C with ADI extensions. These extensions include memory type designations for certain data objects, and segment directives used by the linker to structure and place executable files.

The C/C++ compiler, run-time library, as well as a definition of ADI extensions to ANSI C, are detailed in the *VisualDSP++ 4.5 C/C++ Compiler and Library Manual for Blackfin Processors*.

¹ With and without built-in function support; a minimal differentiator. There are others.

Assembly Source Files

Assembly source files (`.asm`) are text files containing assembly instructions, assembler directives, and (optionally) preprocessor commands. For information on assembly instructions, see the Programming Reference manual for your processor.

The processor's instruction set is supplemented with assembly directives. Preprocessor commands control macro processing and conditional assembly or compilation.

For information on the assembler and preprocessor, see the *VisualDSP++ 4.5 Assembler and Preprocessor Manual*.

Assembly Initialization Data Files

Assembly initialization data files (`.dat`) are text files that contain fixed- or floating-point data. These files provide initialization data for an assembler `.VAR` directive or serve in other tool operations.

When a `.VAR` directive uses a `.dat` file for data initialization, the assembler reads the data file and initializes the buffer in the output object file (`.doj`). Data files have one data value per line and may have any number of lines.

The `.dat` extension is explanatory or mnemonic. A directive to `#include <filename>` can take any file name and extension as an argument.

Fixed-point values (integers) in data files may be signed, and they may be decimal, hexadecimal, octal, or binary based values. The assembler uses the prefix conventions listed in [Table A-1](#) to distinguish between numeric formats.

For all numeric bases, the assembler uses words of different sizes for data storage. The word size varies by the processor family,

Source Files

Table A-1. Numeric Formats

Convention	Description
<code>0xnumber</code> <code>H#number</code> <code>h#number</code>	Hexadecimal number
<code>number</code> <code>D#number</code> <code>d#number</code>	Decimal number
<code>B#number</code> <code>b#number</code>	Binary number
<code>O#number</code> <code>o#number</code>	Octal number

Header Files

Header files (`.h`) are ASCII text files that contain macros or other preprocessor commands which the preprocessor substitutes into source files. For information on macros and other preprocessor commands, see the *VisualDSP++ 4.5 Assembler and Preprocessor Manual*.

Linker Description Files

Linker description files (`.ldf`) are ASCII text files that contain commands for the linker in the linker scripting language. For information on the scripting language, see the *VisualDSP++ 4.5 Linker and Utilities Manual*.

Linker Command-Line Files

Linker command-line files (`.txt`) are ASCII text files that contain command-line inputs for the linker. For more information on the linker command line, see the *VisualDSP++ 4.5 Linker and Utilities Manual*.

Build Files

Build files are produced by VisualDSP++ development tools while building a project. This section describes the following build file formats.

- [“Assembler Object Files” on page A-5](#)
- [“Library Files” on page A-6](#)
- [“Linker Output Files” on page A-6](#)
- [“Memory Map Files” on page A-7](#)
- [“Loader Output Files in Intel Hex-32 Format” on page A-7](#)
- [“Loader Output Files in Include Format” on page A-10](#)
- [“Loader Output Files in Binary Format” on page A-11](#)
- [“Output Files in Motorola S-Record Format” on page A-11](#)
- [“Splitter Output Files in Intel Hex-32 Format” on page A-13](#)
- [“Splitter Output Files in Byte-Stacked Format” on page A-14](#)
- [“Splitter Output Files in ASCII Format” on page A-15](#)

Assembler Object Files


Assembler output object files (.doj) are binary object and linkable files (ELF). Object files contain relocatable code and debugging information for a DSP program’s memory segments. The linker processes object files into an executable file (.dxe). For information on the object file’s ELF format, see [“Format References” on page A-17](#).

Build Files

Library Files

Library files (.dlb), the output of the archiver, are binary, object and linkable files (ELF). Library files (called archive files in previous software releases) contain one or more object files (archive elements).

The linker searches through library files for library members used by the code. For information on the ELF format used for executable files, refer to [“Format References” on page A-17](#).

 The archiver automatically converts legacy input objects from COFF to ELF format.

Linker Output Files

The linker’s output files (.dxe, .sm, .ovl) are binary executable files (ELF). The executable files contain program code and debugging information. The linker fully resolves addresses in executable files. For information on the ELF format used for executable files, see the TIS Committee texts cited in [“Format References” on page A-17](#).

The loaders/splitter utilities are used to convert executable files into boot-loadable or non-bootable files.

Executable files are converted into a boot-loadable file (.ldr) for the ADI processors using a splitter utility. Once an application program is fully debugged, it is ready to be converted into a boot-loadable file.

A boot-loadable file is transported into and run from a processor’s internal memory. This file is then programmed (burned) into an external memory device within your target system.

A splitter utility generates non-bootable, PROM-image files by processing executable files and producing an output PROM file. A non-bootable, PROM-image file executes from processor external memory.

Memory Map Files

The linker can output memory map files (`.xmap`), which are ASCII text files that contain memory and symbol information for the executable files. The `.xmap` file contains a summary of memory defined with the `MEMORY{ }` command in the `.ldf` file, and provides a list of the absolute addresses of all symbols.

Loader Output Files in Intel Hex-32 Format

The splitter utility can output Intel hex-32 format files (`.ldr`). The files support 8-bit-wide PROMs and are used with an industry-standard PROM programmer to program memory devices. One file contains data for the whole series of memory chips to be programmed.

The following example shows how the Intel hex-32 format appears in the loader's output file. Each line in the Intel hex-32 file contains an extended linear address record, a data record, or the end-of-file record.

<code>:020000040000FA</code>	Extended linear address record
<code>:0402100000FE03F0F9</code>	Data record
<code>:00000001FF</code>	End-of-file record

Extended linear address records are used because data records have a 4-character (16-bit) address field, but in many cases, the required PROM size is greater than or equal to `0xFFFF` bytes. Extended linear address records specify bits 31–16 for the data records that follow.

[Table A-2](#) shows an example of an extended linear address record.

[Table A-3](#) shows the organization of a sample data record.

[Table A-4](#) shows an end-of-file record.

Build Files

Table A-2. Extended Linear Address Record Example

Field	Purpose
:020000040000FA	Example record
:	Start character
02	Byte count (always 02)
0000	Address (always 0000)
04	Record type
0000	Offset address
FA	Checksum

Table A-3. Data Record Example

Field	Purpose
:0402100000FE03F0F9	Example record
:	Start character
04	Byte count of this record
0210	Address
00	Record type
00	First data byte
F0	Last data byte
F9	Checksum

Table A-4. End-of-File Record Example

Field	Purpose
:00000001FF	End-of-file record
:	Start character
00	Byte count (zero for this record)
0000	Address of first byte

Table A-4. End-of-File Record Example (Cont'd)

Field	Purpose
01	Record type
FF	Checksum

VisualDSP++ includes a utility program to convert an Intel hexadecimal file to Motorola S-record or data file. Refer to [“hexutil – Hex-32 to S-Record File Converter”](#) on page B-2 for details.

Loader Output Files in Include Format

The splitter utility can output include format files (.ldr). These files permit the inclusion of the loader file in a C program.

The word width (8-, 16-, or 32-bit) of the loader file depends on the specified boot type. Similar to Intel hex-32 output, the loader output in include format have some basic parts in the following order.

1. Initialization code (some Blackfin processors)
2. Boot kernel (some Blackfin, SHARC, and TigerSHARC processors)
3. User application code
4. Saved user code in conflict with the initialization code (some Blackfin processors)
5. Saved user code in conflict with the kernel code (some Blackfin, SHARC, and TigerSHARC processors)

The initialization code is an optional first part for some Blackfin processors, while the kernel code is the part for some Blackfin, SHARC, and TigerSHARC processors. User application code is followed by the saved user code.

Files in include format are ASCII text files that consist of 48-bit instructions, one per line (on SHARC processors). Each instruction is presented as three 16-bit hexadecimal numbers. For each 48-bit instruction, the data order is lower, middle, and then upper 16 bits. Example lines from an include format file are:

```
0x005c, 0x0620, 0x0620,  
0x0045, 0x1103, 0x1103,  
0x00c2, 0x06be, 0x06be
```

This example shows how to include this file in a C program:

```
const unsigned loader_file[] =
{
#include "foo.ldr"
};
const unsigned loader_file_count = sizeof loader_file
/ sizeof loader_file[0];
```

The `loader_file_count` reflects the actual number of elements in the array and cannot be used to process the data.

Loader Output Files in Binary Format

The splitter utility can output binary format files (`.ldr`) to support a variety of PROM and microcontroller storage applications.

Binary format files use less space than the other loader file formats. Binary files have the same contents as the corresponding ASCII file, but in binary format.

Output Files in Motorola S-Record Format

The loader and splitter utilities can output Motorola S-record format files (`.s_#`), which conform to the Intel standard. The three file formats supported by the loader and PROM splitter utilities differ only in the width of the address field: S1 (16 bits), S2 (24 bits), or S3 (32 bits).

An S-record file begins with a header record and ends with a termination record. Between these two records are data records, one per line:

S00600004844521B	Header record
S10D00043C4034343426142226084C	Data record (S1)
S903000DEF	Termination record (S1)

[Table A-5](#) shows the organization of an example header record.

Build Files

Table A-5. Header Record Example

Field	Purpose
S00600004844521B	Example record
S0	Start character
06	Byte count of this record
0000	Address of first data byte
484452	Identifies records that follow
1B	Checksum

Table A-6 shows the organization of an S1 data record.

Table A-6. S1 Data Record Example

Field	Purpose
S10D00043C4034343426142226084C	Example record
S1	Record type
0D	Byte count of this record
0004	Address of the first data byte
3C	First data byte
08	Last data byte
4C	Checksum

The S2 data record has the same format, except that the start character is S2 and the address field is six characters wide. The S3 data record is the same as the S1 data record except that the start character is S3 and the address field is eight characters wide.

Termination records have an address field that is 16-, 24-, or 32 bits wide, whichever matches the format of the preceding records. Table A-7 shows the organization of an S1 termination record.

Table A-7. S1 Termination Record Example

Field	Purpose
S903000DEF	Example record
S9	Start character
03	Byte count of this record
000D	Address
EF	Checksum

The S2 termination record has the same format, except that the start character is S8 and the address field is six characters wide.

The S3 termination record is the same as the S1 format, except the start character is S7 and the address field is eight characters wide.

For more information, see [“hexutil – Hex-32 to S-Record File Converter” on page B-2.](#)

Splitter Output Files in Intel Hex-32 Format

The splitter utility can output Intel hex-32 format (`.h_#`) files. These ASCII files support a variety of PROM devices. For an example of how the Intel hex-32 format appears for an 8-bit wide PROM, see [“Loader Output Files in Intel Hex-32 Format” on page A-7.](#)

The splitter utility prepares a set of PROM files. Each PROM holds a portion of each instruction or data. This configuration differs from the loader output.

Splitter Output Files in Byte-Stacked Format

The splitter utility can output files in byte-stacked (.stk) format. These files are not intended for PROMs, but are ideal for microcontroller data transfers.

A file in byte-stacked format comprises a series of one line headers, each followed by a block (one or more lines) of data. The last line in the file is a header that signals the end of the file.

Lines consist of ASCII text that represents hexadecimal digits. Two characters represent one byte. For example, F3 represents a byte whose decimal value is 243.

Table A-8 shows an example of a header record in byte-stacked format.

Table A-8. Example – Header Record in Byte-Stacked Format

Field	Purpose
200080000000000080000001E	Example record
20	Width of address and length fields (in bits)
00	Reserved
80	PROM splitter flags (80 = PM, 00 = DM)
00	User defined flags (loaded with -u switch)
00000008	Start address of data block
0000001E	Number of bytes that follow

In the above example, the start address and block length fields are 32 (0x20) bits wide. The file contains program memory data (the MSB is the only flag currently used in the PROM splitter flags field). No user flags are set. The address of the first location in the block is 0x08. The block contains 30 (1E) bytes (5 program memory code words). The number of bytes that follow (until next header record or termination record) must be nonzero.

A block of data records follows its header record, five bytes per line for data memory, and six byte per line for program memory. For example:

Program Memory Section (Code or Data)

```
3C4034343426
142226083C15
```

Data Memory Section

```
3C40343434
2614222608
```

DATA64 Memory Section

```
1122334455667788
99AABBCCDDEEFF00
```

The bytes are ordered left to right, most significant to least.

The termination record has the same format as the header record, except for the rightmost field (number of records), which is all zeros.

Splitter Output Files in ASCII Format

When the Blackfin splitter utility is invoked as a splitter utility, its output can be an ASCII format file with the `.ldr` extension. ASCII format files are text representations of ROM memory images that can be post-processed by users.

Data Memory (DM) Example:

```
ext_data { TYPE(DM ROM) START(0x010000) END(0x010003) WIDTH(8) }
```

The above DM section results in the following code.

```
00010000    /* 32-bit logical address field */
00000004    /* 32-bit logical length field */
00020201    /* 32-bit control word: 2x address multiply */
```

Debugger Files

```
                                /* 02 bytes logical width, 01 byte physical width */
00000000                        /* reserved */
0x12                            /* 1st data word, DM data is 8 bits */
0x56
0x9A
0xDE                            /* 4th (last) data word */
CRC16                          /* optional, controlled by the -checksum switch */
```

Debugger Files

Debugger files provide input to the debugger to define support for simulation or emulation of your program. The debugger consumes all the executable file types produced by the linker (.dxe, .sm, .ovl). To simulate IO, the debugger also consumes the assembler data file format (.dat) and the loadable file formats (.ldr).

The standard hexadecimal format for a SPORT data file is one integer value per line. Hexadecimal numbers do not require a 0x prefix. A value can have any number of digits but is read into the SPORT register as follows.

- The hexadecimal number is converted to binary.
- The number of binary bits read in matches the word size set for the SPORT register and starts reading from the LSB. The SPORT register then zero-fills bits shorter than the word size or conversely truncates bits beyond the word size on the MSB end.

In the following example (Table A-9), a SPORT register is set for 20-bit words, and the data file contains hexadecimal numbers. The simulator converts the hex numbers to binary and then fills/truncates to match the SPORT word size. The A5A5 is filled and 123456 is truncated.

Table A-9. SPORT Data File Example

Hex Number	Binary Number	Truncated/Filled
A5A5A	1010 0101 1010 0101 1010	1010 0101 1010 0101 1010
FFFF1	1111 1111 1111 1111 0001	1111 1111 1111 1111 0001
A5A5	1010 0101 1010 0101	0000 1010 0101 1010 0101
5A5A5	0101 1010 0101 1010 0101	0101 1010 0101 1010 0101
11111	0001 0001 0001 0001 0001	0001 0001 0001 0001 0001
123456	0001 0010 0011 0100 0101 0110	0010 0011 0100 0101 0110

Format References

The following texts define industry-standard file formats supported by VisualDSP++.

- Gircys, G.R. (1988) *Understanding and Using COFF* by O'Reilly & Associates, Newton, MA
- (1993) *Executable and Linkable Format (ELF) V1.1* from the Portable Formats Specification V1.1, Tools Interface Standards (TIS) Committee.

Go to: <http://developer.intel.com/vtune/tis.htm>.

- (1993) *Debugging Information Format (DWARF) V1.1* from the Portable Formats Specification V1.1, UNIX International, Inc.

Go to: <http://developer.intel.com/vtune/tis.htm>.

- (2001-2005) *uClinux - BFLT Binary Flat Format* by Craig Peacock from the [beyondlogic.org](http://www.beyondlogic.org).

Go to: <http://www.beyondlogic.org/uClinux/bflt.htm>.

Format References

B UTILITIES

The VisualDSP++ development software includes several utility programs, some of which run from a command line only.

This appendix describes the following utilities.

- [“hexutil – Hex-32 to S-Record File Converter” on page B-2](#)
- [“elf2flt – ELF to BFLT File Converter” on page B-3](#)
- [“ftdump – BFLT File Dumper” on page B-4](#)

Other VisualDSP++ utilities, for example, the ELF file dumper, are described in the *VisualDSP++ 4.5 Linker and Utilities Manual* or online Help.

hexutil – Hex-32 to S-Record File Converter

The hex-to-S file converter (`hexutil.exe`) utility transforms a loader (`.ldr`) file in Intel hexadecimal 32-bit format to Motorola S-record format or produces an unformatted data file.

Syntax: `%hexutil input_file [-s1|s2|s3|StripHex] [-o file_name]`

where:

input_file is the name of the `.ldr` file generated by the VisualDSP++ splitter utility.

[Table B-1](#) shows optional switches used with the `%hexutil` command.

Table B-1. Hex to S-Record File Converter Command-Line Switches

Switch	Description
<code>-s1</code>	Specifies Motorola output format S1
<code>-s2</code>	Specifies Motorola output format S2
<code>-s3</code>	Specifies the default output format – Motorola S3. That is, when no switch appears on the command lines, the output file format defaults to S3.
<code>-StripHex</code>	Generates an unformatted data file
<code>-o</code>	Names the output file; in the absence of the <code>-o</code> switch, causes the output file name to default to <code>input_file.s</code> .

The Intel hex-32 and Motorola S-record file formats are described [on page A-7](#) and [on page A-11](#), respectively.

elf2flt – ELF to BFLT File Converter

The ELF-to-BFLT file converter (`elf2flt.exe`) utility converts a (`.dxe`) file in Executable and Linkable Format (ELF) to Binary Flat Format (BFLT).

The `.bflt` file contains three output sections: `text`, `data`, and `bss`. Output sections are defined by the ELF file standard. The `.bflt` file can be loaded and executed in an environment running a uClinux operating system.

For more information on the BFLT file format, see uClinux Web site: <http://www.beyondlogic.org/uClinux/bflt.htm>.

The `elf2flt` currently supports ELF files compiled for Blackfin and SHARC architectures. The `elf2flt` implements revision 5 flat relocation type. For more information, see the BFLT relocation structure defined in `flat.h`.



`Elf2flt` does not support ELF files with position-independent code and global offset table (PIC with GOT).

`Elf2flt` is not capable of compressing text and data segments with `gzip` tool.

Syntax: `elf2flt [-V|r|k] [-s #] [-o file_name] elf_input_file`

where:

elf_input_file is the name of the `.dxe` file generated by the VisualDSP++ linker.

[Table B-2](#) shows optional switches used with the `elf2flt` command.

fltdump – BFLT File Dumper

Table B-2. ELF to BFLT File Converter Command-Line Switches

Switch	Description
-V	Verbose operation
-r	Forces load to RAM
-k	Enables kernel trace on load (for debug)
-s#	Sets application stack-size number
-o <i>file_name</i>	Names the output file
-h	Prints the list of the elf2flt switches
-v	Prints version information

fltdump – BFLT File Dumper

The BFLT file dumper (`fltdump.exe`) utility extracts data from BFLT-format executable (`.bflt`) files and yields text showing the BFLT file's contents.

The `fltdump` utility prints the entire contents of the `.bflt` file in hex. In addition, the `fltdump` prints contents of the text section as a list of disassembled machine instructions.

For more information on the BFLT file format, see uClinux Web site:
<http://www.beyondlogic.org/uClinux/bflt.htm>.

Syntax: `fltdump [switch...] [object_file]`

where:

object_file is the name of the `.bflt` file whose contents is to be printed.

Table B-3 shows optional switches used with the `fltdump` command.

Table B-3. BFLT File Dumper Command-Line Switches

Switch	Description
-D	Dumps the file built for the specified processor
-help	Prints the list of the <code>elfdump</code> switches to <code>stdout</code>
-v	Prints version information
-o <i>file_name</i>	Prints the output to the specified file

fttdump – BFLT File Dumper

I INDEX

Numerics

- 64 splitter switch, 7-5
- 16- to 48-bit word packing, 3-12
- 32- to 16-bit word packing, 5-6
- 32- to 8-bit word packing, 5-6
- 48- to 8-bit word packing, 3-9
- 4- to 48-bit word packing, 3-15
- 8- to 48-bit word packing, 3-10, 3-11, 3-12, 4-5, 4-9

A

- ACK pin, 3-8, 3-11, 3-13, 4-7
- ADDR23-0 address lines, 4-8
- ADDR31-0 address lines, 3-10
- address records, linear format, A-7
- ADSP-2106x/160 processors
 - ADSP-21060/061/062 boot modes, 3-2, 3-5
 - ADSP-21065L boot modes, 3-2, 3-6
 - ADSP-21160 boot modes, 3-2, 3-5
 - boot sequence, 3-3
 - direct memory access, *See* DMA, DMACx
- ADSP-21161 processors
 - boot modes, 4-2, 4-5
 - boot sequence, 4-3
 - direct memory access, *See* DMA, DMACx
 - multiprocessor support, 4-21
- ADSP-2126x/36x/37x processors
 - boot modes, 5-2, 5-4, 5-8
 - boot sequence, 5-3
 - compression support, 5-35
 - direct memory access, *See* DMA, DMACx
- ADSP-2136x/37x processors
 - multiprocessor support, 5-33
- ADSP-BF531/2/3/4/6/7/8/9 processors
 - ADSP-BF534/6/7 (only) boot modes, 2-17
 - boot modes, 2-16
 - boot sequence, 2-20
 - boot streams, 2-33
 - compression support, 2-55
 - memory ranges, 2-40
 - on-chip boot ROM, 2-16, 2-19, 2-21, 2-25, 2-40, 2-52
- ADSP-BF535 processors
 - boot modes, 2-2, 2-79
 - boot sequence, 2-5
 - boot streams, 2-8, 2-9
 - memory ranges, 2-14
 - on-chip boot ROM, 2-2, 2-4, 2-6
 - second stage loader, 2-6
- ADSP-BF561/6 processors
 - boot modes, 2-42
 - boot streams, 2-44, 2-46
 - dual-core architecture, 2-42, 2-44
 - memory ranges, 2-54
 - multiprocessor support, 2-50
 - on-chip boot ROM, 2-42, 2-44, 2-49, 2-50, 2-52, 2-54
- .ALIGN directive, 2-15
- application
 - See also* blocks of application code
 - loading, introduction to, 1-14
 - code start address, 2-70, 2-74, 3-4, 3-18, 4-5
 - development flow, 1-6

INDEX

application loading (Blackfin processors)
ADSP-BF531/2/3/4/6/7/8/9 processors, [2-20](#), [2-35](#), [2-53](#)
ADSP-BF535 processors, [2-7](#), [2-8](#), [2-13](#)
ADSP-BF561/6 processors, [2-42](#), [2-44](#),
[2-50](#), [2-53](#), [2-54](#)
application loading (SHARC processors)
ADSP-2106x/160 processors, [3-4](#), [3-17](#)
ADSP-21161 processors, [4-3](#), [4-5](#), [4-9](#)
ADSP-2126x/36x/37x processors, [5-4](#),
[5-17](#), [5-30](#)
archive files, *See* library files (.dll)
archiver, [A-6](#)
ASCII file format, [2-21](#), [2-66](#), [6-9](#), [A-4](#),
[A-15](#)
.asm (assembly) source files, [1-7](#), [A-3](#)
assembling, introduction to, [1-7](#)
assembly
directives, [A-3](#)
initialization data files (.dat), [A-3](#)
object files (.doj), [A-5](#)
source text files (.asm), [1-7](#), [A-3](#)
AUTODMA register, [6-2](#)

B

-baudrate #, loader switch for Blackfin,
[2-65](#)
baud rate (Blackfin processors), [2-6](#), [2-26](#),
[2-45](#), [2-75](#)
BFLT file dumper, [B-4](#)
binary flat format (BFLT), [B-3](#), [B-4](#)
binary format files (.ldr), [2-66](#), [6-9](#), [A-11](#)
bit-reverse option (SHARC processors),
[5-13](#)

block
of application code, introduction to,
[1-15](#)
byte counts (Blackfin processors), [2-69](#)
flags, *See* flag words
packing, *See* data packing
tags, [3-18](#), [4-17](#), [5-18](#), [5-23](#), [5-25](#)
block headers (Blackfin processors)
ADSP-BF531/2/3/4/6/7/8/9 processors,
[2-21](#), [2-33](#)
ADSP-BF535 processors, [2-14](#)
ADSP-BF561/6 processors, [2-45](#), [2-49](#)
block headers (SHARC processors)
ADSP-2106x/160 processors, [3-17](#)
ADSP-21161 processors, [4-17](#)
ADSP-2126x/36x/37x processors, [5-18](#),
[5-23](#)
blocks of application code (Blackfin
processors)
ADSP-BF531/2/3/4/6/7/8/9 processors,
[2-21](#)
ADSP-BF535 processors, [2-13](#)
ADSP-BF561/6 processors, [2-44](#)
blocks of application code (SHARC
processors)
ADSP-2106x/160 processors), [3-17](#)
ADSP-21161 processors, [4-17](#)
ADSP-2126x/36x/37x processors, [5-23](#)
BMODE1-0 pins
ADSP-BF531/2/3/8/9 processors, [2-17](#),
[2-79](#)
ADSP-BF561/6 processors, [2-42](#)
BMODE2-0 pins
ADSP-BF531/2/3/8/9 processors, [2-19](#)
ADSP-BF534/6/7 processors, [2-17](#)
ADSP-BF535 processors, [2-2](#), [2-79](#)

- BMS pins
 - ADSP-2106x/160 processors, [3-5](#), [3-7](#), [3-10](#), [3-11](#), [3-15](#), [3-23](#)
 - ADSP-21161 processors, [4-4](#), [4-6](#), [4-9](#), [4-13](#), [4-15](#), [4-22](#)
 - TigerSHARC processors, [6-2](#), [6-3](#)
- boot
 - sequences, introduction to, [1-10](#)
 - ROM, *See* on-chip boot ROM
 - sources, *See* boot modes
- BOOT_CFG1-0 pins, [5-4](#), [5-5](#), [5-8](#)
- boot differences (Blackfin processors), [2-16](#), [2-20](#), [2-42](#), [2-43](#), [2-44](#)
- boot differences (SHARC processors), [5-12](#), [5-16](#)
- boot file formats
 - specifying for Blackfin processors, [2-66](#), [2-74](#)
 - specifying for SHARC processors, [3-29](#), [4-28](#), [5-45](#)
 - specifying for TigerSHARC processors, [6-9](#)
- boot kernels
 - See also* kernels, second-stage loaders
 - introduction to, [1-14](#)
- boot-loadable files
 - introduction to, [1-8](#), [1-9](#)
 - versus non-bootable file, [1-14](#)
- boot modes (Blackfin processors)
 - ADSP-BF531/2/3/8/9 processors, [2-16](#)
 - ADSP-BF534/6/7 processors, [2-17](#), [2-27](#), [2-29](#), [2-30](#)
 - ADSP-BF535 processors, [2-2](#)
 - ADSP-BF561/6 processors, [2-42](#)
 - specifying, [2-65](#), [2-74](#)
- boot mode select pins (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-17](#)
 - ADSP-BF535 processors, [2-2](#)
 - ADSP-BF561/6 processors, [2-42](#)
- boot mode select pins (SHARC processors)
 - ADSP-21161 processors, [4-4](#)
 - ADSP-2116x/160 processors, [3-5](#), [3-6](#)
 - ADSP-2126x/36x/37x processors, [5-4](#)
- boot mode select pins (TigerSHARC processors), [6-2](#), [6-3](#)
- boot modes (SHARC processors)
 - ADSP-2106x/160 processors, [3-2](#), [3-7](#)
 - ADSP-21161 processors, [4-2](#), [4-5](#)
 - ADSP-2126x/36x/37x processors, [5-2](#), [5-4](#)
 - specifying, [3-28](#), [4-28](#), [5-4](#), [5-44](#)
- boot process, introduction to, [1-8](#)
- boot sequences (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-20](#)
 - ADSP-BF535 processors, [2-5](#), [2-20](#)
 - ADSP-BF561/6 processors, [2-42](#)
- boot sequences (SHARC processors)
 - ADSP-21161 processors, [4-3](#)
 - ADSP-2116x/160 processors, [3-3](#)
 - ADSP-2126x/36x/37x processors, [5-3](#)
- bootstraps, [1-13](#), [1-14](#), [2-69](#), [6-2](#)
- boot streams, introduction to, [1-13](#), [1-15](#)
- boot streams (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-33](#), [2-52](#)
 - ADSP-BF535 processors, [2-8](#), [2-9](#)
 - ADSP-BF561/6 processors, [2-44](#), [2-46](#), [2-52](#)
 - similarities between, [2-33](#)
- boot streams (SHARC processors)
 - ADSP-2106x/160 processors, [3-17](#)
 - ADSP-21161 processors, [4-17](#)
 - ADSP-2126x/36x/37x processors, [5-17](#), [5-23](#)
- b
 - prom|flash|spi|spislave|UART|TWI|FIFO, loader switch for Blackfin, [2-65](#)

INDEX

-bprom|host|link, loader switch for
TigerSHARC, [6-9](#), [6-10](#)
-bprom|host|link|JTAG, loader switch for
ADSP-2106x/160 processors, [3-28](#)
-bprom|host|link|spi, loader switch for
ADSP-21161 processors, [4-28](#)
-bprom|spislave|spiflash|spimaster|spiprom
, loader switch for
ADSP-2126x/36x/37x processors,
[5-16](#), [5-44](#)
BSEL pin, [3-6](#)
BSO bit, [3-10](#)
build file formats, list of, [A-5](#)
BUSLCK bit, [3-13](#), [3-14](#)
bypass mode, *See* no-boot mode
byte-stacked format files (.stk), [7-4](#), [7-6](#),
[7-7](#), [A-14](#)

C

-caddress, loader switch for
ADSP-2106x/160 processors, [3-28](#)
C and C++ source files, [1-7](#), [A-2](#)
CEP0 register, [3-8](#), [4-8](#), [4-9](#), [4-11](#), [4-12](#)
CLB0 register, [4-13](#), [4-14](#)
CLKPL bit, [5-9](#), [5-11](#)
COFF to ELF file conversion, [A-6](#)
command line
loader for SHARC processors, [3-26](#),
[4-25](#), [5-42](#)
loader for TigerSHARC processors, [6-6](#)
loader/splitter for Blackfin processors,
[2-62](#)
splitter, [7-2](#), [7-5](#)
compilation, introduction to, [1-7](#)
compressed block headers
Blackfin processors, [2-35](#), [2-57](#)
SHARC processors, [5-37](#)
compressed streams
Blackfin processors, [2-56](#), [2-60](#)
SHARC processors, [5-36](#), [5-39](#)

-compression
loader switch for Blackfin, [2-56](#), [2-65](#)
loader switch for SHARC, [5-36](#), [5-39](#),
[5-44](#)
Compression (Load) page (Blackfin
processors), [2-76](#)
-compressionOverlay, loader switch for
SHARC, [5-36](#), [5-39](#), [5-44](#)
compression support
ADSP-2126x/36x/37x processors, [5-35](#)
ADSP-BF531/2/3/4/6/7/8/9 processors,
[2-55](#), [2-76](#)
compression window, [2-58](#), [2-61](#), [5-38](#),
[5-41](#)
-compressWS
loader switch for Blackfin, [2-61](#), [2-66](#)
loader switch for SHARC, [5-41](#), [5-44](#)
conversion utilities, [B-2](#)
count headers (Blackfin processors)
ADSP-BF531/2/3/4/6/7/8/9 processors,
[2-51](#)
ADSP-BF561/6 processors, [2-45](#), [2-49](#),
[2-51](#)
CPEP0 register, [4-8](#), [4-11](#)
CPHA bit, [2-24](#)
CPHASE bit, [5-9](#), [5-11](#)
CPLB0 register, [4-14](#)
CPOL bit, [2-24](#)
CS pin, [3-13](#), [4-12](#), [5-8](#)
CSPI register, [5-10](#), [5-11](#)
CSRX register, [4-16](#)
customer support, [-xv](#)
Cx register, [3-8](#), [3-9](#), [3-11](#), [3-15](#)

D

D23-16 bits, [3-10](#)
D39-32 bits, [3-10](#)
D7-0 bits, [3-10](#)

- data
 - initialization files (.dat), [A-3](#)
 - memory (dm) sections, [7-3](#), [7-5](#)
 - records in Intel hex-32 format, [A-7](#)
 - transfers, *See* DMA transfers
- DATA15-0 pins, [3-12](#)
- DATA23-16 pins, [3-7](#), [4-6](#)
- DATA31-16 pins, [3-12](#)
- DATA39-32 pins, [3-7](#)
- DATA47-16 pins, [3-12](#)
- DATA63-32 pins, [3-12](#)
- DATA64 memory sections, [7-3](#), [7-5](#)
- DATA7-0 pins, [3-7](#), [3-12](#)
- data banks (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-40](#)
 - ADSP-BF535 processors, [2-14](#)
 - ADSP-BF561/6 processors, [2-54](#)
- DataFlash devices, [2-17](#), [2-26](#)
- data packing (SHARC processors)
 - ADSP-2106x/160 processors, [3-9](#), [3-10](#), [3-11](#), [3-12](#), [3-15](#)
 - ADSP-21161 processors, [4-5](#), [4-9](#)
 - ADSP-2126x/36x/37x processors, [5-6](#), [5-26](#), [5-27](#)
- data streams
 - encrypting from application, [2-66](#)
 - encrypting from kernel, [2-68](#)
- .dat (data) initialization files, [A-3](#)
- debugger file formats, [1-8](#), [A-16](#)
- debugging targets, [1-8](#)
- decompression
 - initialization files, [2-60](#)
 - kernel files, [5-40](#)
- DEN register, [4-7](#), [4-11](#)
- .dlb (library) files, [A-6](#)
- dm, splitter switch, [7-5](#)
- DMA (ADSP-2106x/160 processors)
 - channels, *See* channels by name (DMACx)
 - buffers, [3-13](#)
 - channel control registers, [3-10](#), [3-12](#), [3-13](#), [3-14](#), [3-15](#), [3-16](#)
 - channel interrupts, [3-13](#), [3-14](#), [3-15](#)
 - channel parameter registers, [3-8](#), [3-9](#), [3-11](#), [3-12](#), [3-16](#)
 - controller, [3-2](#), [3-8](#), [3-9](#), [3-11](#)
 - transfers, [3-10](#), [3-11](#), [3-12](#), [3-13](#), [3-16](#), [3-18](#)
- DMA (ADSP-21161 processors)
 - channels, *See* channels by name (DMACx)
 - buffers, [4-22](#)
 - channel control registers, [4-5](#), [4-6](#), [4-9](#), [4-10](#), [4-11](#), [4-16](#)
 - channel interrupts, [4-9](#), [4-12](#)
 - channel parameter registers, [4-7](#), [4-9](#), [4-11](#), [4-12](#), [4-13](#), [4-15](#), [4-16](#)
 - controller, [4-5](#), [4-7](#), [4-9](#)
 - transfers, [4-3](#), [4-8](#), [4-15](#), [4-16](#), [4-21](#)
- DMA (ADSP-2126x/36x/37x processors)
 - code example, [5-30](#)
 - parallel port channels, [5-6](#), [5-25](#)
 - parameter registers, [5-6](#), [5-9](#), [5-11](#), [5-31](#)
 - SPI channels, [5-10](#), [5-11](#)
 - transfers, [5-5](#), [5-8](#), [5-10](#), [5-19](#)
- DMAC0 channel (ADSP-2106x/160 processors), [3-3](#), [3-8](#), [3-12](#)
- DMAC10 channels
 - ADSP-2106x/160 processors, [3-2](#), [3-3](#), [3-8](#), [3-9](#), [3-12](#), [3-15](#)
 - ADSP-21161 processors, [4-5](#), [4-6](#), [4-7](#), [4-9](#), [4-10](#)
- DMAC6 channel (ADSP-2106x/160 processors), [3-2](#), [3-3](#), [3-8](#), [3-9](#), [3-12](#), [3-15](#)

INDEX

- DMAC8 channels
 - ADSP-2106x/160 processors, [3-2](#), [3-3](#), [3-12](#), [3-15](#)
 - ADSP-21161 processors, [4-2](#), [4-12](#), [4-13](#), [4-14](#), [4-15](#)
- DMA differences (SHARC processors), [4-6](#), [4-10](#), [4-13](#)
- DMA (TigerSHARC processors)
 - controller, [6-2](#)
 - register, [6-2](#)
 - transfers, [6-2](#), [6-4](#)
- DMISO bit, [5-9](#), [5-11](#)
- .doj (object) files, [A-5](#)
- DTYPE register, [3-12](#), [4-7](#), [4-11](#)
- dual-core architectures, *See*
 - ADSP-BF561/6 processors
- dual-core systems, ADSP-BF561/66
 - Blackfin processors, [2-50](#), [2-51](#), [2-54](#)
- DWARF-2 debugging information, [1-8](#)
- .dxe (executable) files, [1-15](#), [2-64](#), [3-27](#), [5-43](#), [6-8](#), [A-6](#), [A-16](#)

- E**
- EBOOT pins
 - ADSP-2106x/160 processors, [3-5](#), [3-7](#), [3-11](#), [3-15](#)
 - ADSP-21161 processors, [4-4](#), [4-5](#), [4-6](#), [4-9](#), [4-13](#), [4-15](#), [4-22](#)
- ECEP0 register, [3-8](#), [4-7](#), [4-8](#), [4-9](#), [4-11](#)
- ECPP register, [5-6](#)
- ECx register, [3-8](#), [3-9](#), [3-11](#), [3-12](#)
- e filename, loader switch for
 - ADSP-2106x/160 processors, [3-28](#)
- efilename, loader switch for SHARC, [4-28](#)
- EIEP0 register, [3-8](#), [4-8](#), [4-11](#)
- EIPP register, [5-6](#)
- EIx register, [3-8](#), [3-9](#), [3-12](#)
- elf2flt utility, [B-3](#)

- ELF to BFLT file converter, [B-3](#)
- EMEP0 register, [3-8](#), [4-8](#), [4-11](#)
- EMPP register, [5-6](#)
- EMx register, [3-8](#), [3-9](#), [3-12](#)
- enc dll_filename, loader switch for
 - Blackfin, [2-66](#)
- encryption functions, [2-66](#), [2-68](#), [2-71](#)
- end-of-file records, [A-7](#)
- EP0I vector, [3-13](#), [4-9](#), [4-12](#)
- EPB0 buffer, [3-11](#), [3-12](#)
- EPROM boot mode (SHARC processors)
 - ADSP-2106x/160 processors, [3-2](#), [3-5](#), [3-7](#), [3-9](#), [3-11](#), [3-23](#), [3-24](#)
 - ADSP-21161 processors, [4-2](#), [4-4](#), [4-5](#)
 - multiprocessor systems, [4-21](#), [4-22](#)
- EPROM/flash boot mode (TigerSHARC processors), [6-2](#), [6-3](#), [6-10](#)
- EPROM flash memory devices, [1-12](#)
- executable and linkable format (ELF)
 - executable files (.dxe), [1-2](#), [1-8](#), [1-10](#), [A-6](#)
 - object files (.doj), [A-5](#)
 - reference information, [A-17](#)
 - to binary flat format (BFLT) converter, [B-3](#)
- external
 - memory boot, [1-9](#)
 - resistors, [3-8](#), [6-3](#)
 - vector tables, [3-22](#)
- external bus interface unit (EBIU), [2-15](#)
- external memory (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-17](#)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-16](#), [2-51](#)
 - ADSP-BF535 processors, [2-2](#), [2-5](#), [2-6](#), [2-15](#)
 - ADSP-BF561/6 processors, [2-49](#), [2-51](#)
 - multiprocessor support, [2-51](#)

external memory (SHARC processors)
 ADSP-2106x/160 processors, 3-5, 3-6,
 3-9, 3-10, 3-14, 3-16, 3-19, 3-22,
 3-31
 ADSP-21161 processors, 4-4, 4-16,
 4-21, 4-31
 ADSP-2126x/36x/37x processors), 5-6,
 5-22, 5-25
 external ports (SHARC processors)
 ADSP-2106x/160 processors, 3-5, 3-7,
 3-9, 3-11, 3-13, 3-14, 3-15, 3-18,
 3-24
 ADSP-21161 processors, 4-4, 4-5, 4-6,
 4-7, 4-8, 4-9, 4-10, 4-12, 4-22
 external ports (TigerSHARC processors),
 6-2
 external vector tables, 4-21
 EZ-KIT Lite board targets, 1-9

F

-f h|s1|s2|s3|b, splitter switch, 7-6
 -fhex|ascii|binary|include, loader switch for
 Blackfin, 2-66
 -fhex|ASCII|binary|include|s1|s2|s3, loader
 switch for SHARC, 3-29, 4-28, 5-45
 -fhex|ascii|binary|s1|s2|s3, loader switch for
 TigerSHARC, 6-9
 file formats
 list of, 2-64
 ASCII, 2-21, 2-66, 6-9, A-15
 binary, 2-66, 6-9
 build files, A-5
 byte-stacked (.stk), 7-4, 7-6, 7-7
 debugger input files, A-16
 hexadecimal (Intel hex-32), 2-66, 6-9,
 7-4, 7-6
 include, 2-66, 6-9
 reference information, A-17
 s-record (Motorola), 6-9, 7-4, 7-6

file formatting
 selecting for output, 2-67
 specifying word width, 2-72
 file searches, rules for, 1-16
 final blocks
See also last blocks (Blackfin processors)
 introduction to, 1-14
 SHARC processors, 3-18, 5-18, 5-29
 FLAG8-5 bits,
 ADSP-BF531/2/3/4/6/7/8/9
 processors, 2-22
 FLAG pins, ADSP-2106x/160 processors,
 3-23
 flag words (Blackfin processors)
 ADSP-BF531/2/3/4/6/7/8/9 processors,
 2-35
 ADSP-BF535 processors, 2-14
 ADSP-BF561/6 processors, 2-45, 2-49
 flash memory
See also PROM/flash boot mode
 devices, 1-8
 hold-time cycle selection, 2-66, 2-75
 FLG0 signal, 5-10, 5-11
 ftdump utility, B-4
 frequency, 3-15, 4-13

G

-ghc #, loader switch for Blackfin, 2-66
 global header cookies (Blackfin processors),
 2-66
 global headers (Blackfin processors)
 ADSP-BF535 processors, 2-12, 2-13
 ADSP-BF561/6 processors, 2-44
 GPEP0 register, 4-8, 4-11
 GPLB0 register, 4-14
 GPSRX register, 4-16

INDEX

H

- h|help
 - loader switch for Blackfin, 2-66
 - loader switch for SHARC, 3-29, 4-29, 5-45
 - loader switch for TigerSHARC, 6-9
- HBG pin, 3-13
- HBR pin, 4-12
- HBW bits, 3-12
- header files (.h), A-4
 - See also* global headers
- header records
 - byte-stacked format (.stk), A-14
 - s-record format (.s_#), A-11
- hexadecimal format, *See* .h_# (Intel hex-32) file format
- hexutil utility, B-2
- .h_# (Intel hex-32) file format, 6-9, 7-4, 7-6, A-7, A-13
- HoldTime #, loader switch for Blackfin, 2-66
- hold time cycles, 2-6, 2-44
- host boot mode, introduction to, 1-13
- host boot mode (SHARC processors)
 - ADSP-2106x/160 processors, 3-2, 3-6, 3-11, 3-13, 3-24
 - ADSP-21161 processors, 4-2, 4-9
 - ADSP-2126x/36x/37x processors, 5-8, 5-10, 5-17
- host boot mode (TigerSHARC processors), 6-2, 6-4, 6-9
- hostwidth #, loader switch for SHARC, 4-29, 5-15, 5-26, 5-45
- HPM bit, 3-12

I

- ICPP register, 5-6

- id#exe=filename
 - loader switch for SHARC, 3-24, 3-29, 4-23, 4-29, 5-45
 - loader switch for TigerSHARC, 6-6, 6-9
- id#exe=N, loader switch for SHARC, 4-29
- IDLE instruction, 3-4, 3-14, 3-19, 3-20, 4-6, 4-10, 4-13, 4-15, 5-21
- idle state, 2-44, 6-3
- id#ref=N, loader switch for SHARC, 3-29, 5-46
- ignore blocks (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, 2-35
 - ADSP-BF561/6 processors, 2-45
- IIEP0 register, 3-8, 4-8, 4-11
- IILB0 register, 4-14
- IIPP register, 5-6
- IISPI register, 5-10, 5-11
- IISRX register, 4-16
- IIVT bit, 3-22, 4-21, 5-22
- Iix register, 3-8, 3-9, 3-15
- image files, *See* PROM, non-bootable files
- IMASK register, 3-13, 3-14, 3-15
- IMDW register, 3-14, 5-30
- IMEP0 register, 3-8, 4-8, 4-11
- IMLB0 register, 4-14
- IMPP register, 5-6
- IMSPI register, 5-10, 5-11
- IMSRX register, 4-16
- IMx register, 3-8, 3-9
- include file format, 6-9, A-10
- init filename, loader switch for Blackfin, 2-35, 2-52, 2-60, 2-67, 2-70
- initialization
 - external memory, 6-10
 - file inclusion, 2-67, 2-75
- initialization blocks
 - (ADSP-2126x/36x/37x processors), 5-23, 5-26, 5-27, 5-28, 5-30

- initialization blocks (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, 2-21, 2-35, 2-36, 2-53
 - ADSP-BF561/6 processors, 2-49, 2-50, 2-53
 - code example, 2-38, 2-53
 - initial word option (SHARC processors), 5-14, 5-15
 - INIT_L16 blocks, 5-27
 - INIT_L48 blocks, 5-26
 - INIT_L64 blocks, 5-28
 - input file formats, *See* source file formats
 - input files
 - executable (.dxe) files, 2-64, 3-26, 4-25, 5-42, 6-8
 - extracting memory sections from, 7-5, 7-6
 - in multiprocessor systems, 6-6
 - instruction SRAM (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, 2-40
 - ADSP-BF535 processors, 2-14
 - ADSP-BF561/6 processors, 2-50, 2-54
 - Intel hex-32 file format, 2-66, 6-9, A-7
 - internal boot mode (SHARC processors), 5-17
 - internal memory, boot-loadable file
 - execution, 1-9
 - internal vector tables, 3-22, 4-21
 - interrupt vector location, 4-9, 4-12
 - interrupt vector tables, 3-22, 4-21, 5-17, 5-18, 5-22, 5-29, 5-30
 - IOP registers, 3-12, 3-13
 - IRQ vector, 3-8, 3-9
 - IVG15 lowest priority interrupt, 2-4, 2-19, 2-35, 2-43
- K**
- kb
 - prom|flash|spi|spislave|UART|TWI|FIFO, loader switch for Blackfin, 2-67
 - kenc dll_filename, loader switch for Blackfin, 2-68
 - Kernel (Load) page (Blackfin processors), 2-77
 - kernels (ADSP-2106x/160 processors)
 - boot sequence, 3-3, 3-16
 - default source files, 3-16, 3-21
 - loading to processor, 3-10, 3-13
 - modifying, 3-19
 - rebuilding, 3-22
 - replacing with application code, 3-18
 - specifying user kernel, 3-30
 - kernels (ADSP-21161 processors)
 - boot sequence, 4-3
 - default source files, 4-16, 4-19
 - modifying, 4-18, 4-19
 - rebuilding, 4-18, 4-19
 - kernels (ADSP-2126x/36x/37x processors)
 - boot sequence, 5-3, 5-19
 - compression/decompression, 5-35, 5-36, 5-40
 - default source files, 5-19
 - loading to processor, 5-9, 5-13
 - modifying, 5-20
 - omitting in output, 5-17
 - rebuilding, 5-20, 5-21

INDEX

- kernels (Blackfin processors)
 - See also* second-stage loader
 - compression/decompression, [2-57](#), [2-61](#)
 - graphical user interface, [2-77](#)
 - omitting in output, [2-69](#)
 - specifying boot mode, [2-67](#), [2-74](#)
 - specifying file format, [2-67](#)
 - specifying file width, [2-68](#), [2-74](#)
 - specifying hex address, [2-68](#)
 - specifying hold time, [2-75](#)
 - specifying kernel and app files, [2-78](#)
 - specifying user kernel, [2-68](#), [2-75](#)
 - kernels (TigerSHARC processors)
 - modifying, [6-5](#)
 - omitting in output, [6-4](#), [6-10](#)
 - source files, [6-4](#)
 - specifying user kernel, [6-10](#)
 - kf hex|ascii|binary|include, loader switch
 - for Blackfin, [2-67](#)
 - .knl (kernel code) files, [2-64](#)
 - kp #, loader switch for Blackfin, [2-68](#), [2-70](#)
 - kWidth #, loader switch for Blackfin, [2-68](#)
- ## L
- L1 memory (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-19](#), [2-35](#), [2-40](#)
 - ADSP-BF535 processors, [2-6](#), [2-14](#), [2-15](#)
 - ADSP-BF561/6 processors, [2-43](#), [2-54](#)
 - L2 memory (Blackfin processors)
 - ADSP-BF535 processors, [2-4](#), [2-5](#), [2-6](#), [2-14](#), [2-15](#)
 - ADSP-BF561/6 processors, [2-50](#), [2-55](#)
 - last blocks (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-35](#), [2-36](#)
 - ADSP-BF561/6 processors, [2-45](#)
 - LBOOT pins
 - ADSP-2106x/161 processors, [3-5](#), [3-7](#), [3-11](#)
 - ADSP-21161 processors, [4-4](#), [4-5](#), [4-6](#), [4-9](#), [4-13](#), [4-15](#)
 - LCOM register, [3-15](#)
 - LCTL register, [3-15](#), [3-18](#), [4-13](#)
 - .ldr (loader output) files
 - ASCII format, [2-21](#), [A-4](#), [A-15](#)
 - binary format, [A-11](#)
 - hex-32 format, [A-7](#)
 - include format files, [A-10](#)
 - naming, [2-69](#), [6-10](#)
 - specifying host bus width, [4-29](#), [5-45](#)
 - least significant bit first (LSB) format, [5-12](#)
 - library files (.dlb), [A-6](#)
 - link buffers, [3-15](#), [4-12](#), [4-13](#)
 - linker
 - command-line files (.txt), [A-4](#)
 - description file (LDF) *See* .ldf files
 - memory map files (.map), [A-7](#)
 - output files (.dxe, .sm, .ovl), [1-7](#), [A-6](#)
 - linking, introduction to, [1-7](#)
 - link port boot mode (SHARC processors)
 - ADSP-2106x/160 processors, [3-2](#), [3-5](#), [3-15](#)
 - ADSP-21161 processors, [4-2](#), [4-4](#), [4-12](#)
 - link port boot mode (TigerSHARC processors), [6-3](#), [6-9](#)
 - loadable files, *See* boot-loadable files
 - loader
 - operations, [1-10](#)
 - output file formats, [1-10](#), [1-15](#), [A-7](#), [A-10](#), [A-11](#)
 - setting options, [2-73](#), [3-32](#), [4-32](#), [5-49](#), [6-12](#), [7-9](#)

loader file formats (ADSP-BF535 processors)
 PROM/flash boot with kernel, 2-11
 PROM/flash boot without kernel, 2-10
 PROM/flash/SPI boot with kernel, 2-9, 2-11
 loader for ADSP-2106x/21160 processors, 3-1
 loader for ADSP-21161 processors, 4-1
 loader for ADSP-2126x/36x/37x processors, 5-1
 loader for Blackfin (includes splitter)
 command-line syntax, 2-62, 2-65
 default settings, 2-73
 graphical user interface, 2-73
 list of switches, 2-65
 operations, 2-1
 loader for TigerSHARC
 command-line syntax, 6-6
 graphical user interface, 6-12
 list of switches, 6-9
 operations, 6-1
 loader kernels, *See* boot kernels
 loader output, *See* output files
 loader switches, *See* switches by name
 loading, introduction to, 1-8
 Load page
 Blackfin processors, 2-73
 SHARC processors, 3-32, 4-32, 5-49
 TigerSHARC processors, 6-12
 Load (Splitter) page (Blackfin processors), 2-79
 -l userkernel
 loader switch for Blackfin, 2-51, 2-68
 loader switch for SHARC, 3-30, 4-30, 5-20, 5-40, 5-46
 loader switch for TigerSHARC, 6-9, 6-10

M

-M, loader switch for Blackfin, 2-68, 2-69
 make files, 2-68, 2-69
 .map (memory map) files, A-7
 -maskaddr #, loader switch for Blackfin, 2-69
 masking EPROM address bits, 2-69
 master (host) boot, introduction to, 1-9
 -MaxBlockSize #, loader switch for Blackfin, 2-69
 -MaxZeroFillBlockSize #, loader switch for Blackfin, 2-69
 memory map files (.map), A-7
 memory ranges (Blackfin processors)
 ADSP-BF531/2/3/4/6/7/8/9 processors, 2-40
 ADSP-BF535 processors, 2-14
 ADSP-BF561/6 processors, 2-54
 microcontroller data transfers, A-14
 -MM, loader switch for Blackfin, 2-69
 MODE1 register, 3-13
 MODE2 register, 3-13, 3-14
 -Mo filename, loader switch for Blackfin, 2-69
 MOS1-0 pins (Blackfin processors)
 ADSP-BF531/2/3/4/6/7/8/9 processors, 2-24, 2-25
 most significant bit first (MSB) format, 5-12
 Motorola S-record file format, 6-9, A-11
 MSBF bit, 5-9, 5-11
 MS bit, 5-9, 5-11
 MSWF register, 4-7, 4-11
 -Mt filename, loader switch for Blackfin, 2-69
 multiprocessor booting, introduction to, 1-9
 multiprocessor systems (Blackfin processors), 2-52
 See also dual-core systems

INDEX

multiprocessor systems (SHARC processors)
ADSP-2106x/21160 processors, [3-23](#), [3-24](#)
ADSP-21161 processors, [4-7](#), [4-21](#), [4-22](#), [4-23](#)
ADSP-2136x/37x processors, [5-33](#)
multiprocessor systems (TigerSHARC processors), [6-6](#), [6-9](#)

N

-no2kernel
loader switch for Blackfin, [2-69](#)
no-boot mode
introduction to, [1-9](#), [1-12](#)
See also internal boot mode
selecting with -romsplitter switch, [2-71](#)
no-boot mode (Blackfin processors)
ADSP-BF531/2/3/4/6/7/8/9 processors, [2-17](#)
ADSP-BF535 processors, [2-2](#)
ADSP-BF561/6 processors, [2-43](#)
selecting, [2-74](#), [2-79](#)
no-boot mode (SHARC processors)
ADSP-2106x/160 processors, [3-2](#), [3-6](#), [3-16](#)
ADSP-21161 processors, [4-2](#), [4-4](#), [4-16](#)
NOBOOT (on software reset) bit, [2-19](#)
-nokernel
loader switch for ADSP-2126x/36x/37x processors, [5-46](#)
loader switch for Blackfin, [2-70](#)
loader switch for SHARC, [5-17](#)
loader switch for TigerSHARC, [6-4](#), [6-10](#)

non-bootable files
introduction to, [1-8](#), [1-9](#), [1-14](#)
creating from command line, [7-2](#)
creating from IDDE, [7-9](#)
ignoring ROM sections, [7-5](#)
specifying format, [7-6](#)
specifying name, [7-5](#)
specifying word width, [7-3](#), [7-6](#)
NOP instruction, [3-4](#), [3-14](#), [3-19](#), [3-20](#), [4-6](#), [4-10](#), [4-13](#), [4-15](#), [5-21](#)
-norom, splitter switch, [7-5](#)
numeric formats, [A-3](#)

O

-o2, loader switch for Blackfin, [2-67](#), [2-70](#)
object files (.obj), [A-5](#)
-o filename
loader switch for Blackfin, [2-69](#)
loader switch for SHARC, [3-30](#), [4-30](#), [5-46](#)
loader switch for TigerSHARC, [6-10](#)
splitter switch, [7-5](#)
on-chip boot ROM
introduction to, [1-13](#)
ADSP-BF531/2/3/4/6/7/8/9 processors, [1-14](#), [2-16](#), [2-19](#), [2-21](#), [2-25](#), [2-35](#), [2-40](#), [2-52](#)
ADSP-BF535 processors, [2-2](#), [2-4](#), [2-6](#)
ADSP-BF561/6 processors, [2-42](#), [2-44](#), [2-49](#), [2-50](#), [2-52](#), [2-54](#)
output files
See also -o loader switch
generating kernel and application, [2-70](#)
specifying format, [1-11](#), [A-6](#)
specifying name, [2-69](#), [6-10](#)
specifying with -o switch, [B-2](#)
specifying word width, [2-72](#), [4-29](#)
overlay compression, [5-39](#)
overlay memory files (.ovl), [2-64](#), [6-8](#), [A-6](#), [A-16](#)

P

- p #
 - loader switch for Blackfin, 2-70
 - loader switch for TigerSHARC, 6-10
- packing boot data, 4-2, 6-2
- PACKING() command, 5-7
- paddress, loader switch for SHARC, 3-30, 4-30, 5-47
- parallel ports, 5-6
- parallel/serial PROM devices, 1-13
- pflag PF|PG|PH #, loader switch for Blackfin, 2-22, 2-70
- PFx signals, 2-21, 2-24, 2-70
- placement rules, of the command-line, 2-63, 6-6
- PMODE register, 3-9, 3-12, 4-7, 4-11
- pm splitter switch, 7-5
- PP16 bit, 5-5
- PPALEPL bit, 5-5
- PPBHC bit, 5-5
- PPBHD bit, 5-5
- PPCTL register, 5-5, 5-6
- PPDEN bit, 5-5
- PPDUR bit, 5-5
- PPEN bit, 5-5
- PPTRAN bit, 5-5
- processor IDs, 3-23, 3-24, 4-22, 4-23, 6-6, 6-9
 - assigning to .dxe file, 3-29, 4-29, 5-45
 - pointing to jump table, 3-29, 4-29
- processor-loadable files, introduction to, 1-12
- processor type bits (Blackfin boot streams), 2-35
- proc part_number
 - loader switch for Blackfin, 2-71
 - loader switch for SHARC, 3-30, 4-30, 5-47
 - loader switch for TigerSHARC, 6-9, 6-10
 - splitter switch, 7-7
- program counter settings (ADSP-2106x/160 processors), 3-12
- program development flow, 1-6
- program memory sections (splitter), 7-3, 7-5
- Project Options dialog box, 1-11, 2-62, 2-73, 2-74, 5-20, 6-4, 6-5
- PROM
 - boot mode, introduction to, 1-13
 - downloading boot-loadable files, 1-9
 - memory devices, 5-16, A-7
- PROM boot mode, ADSP-2126x/36x/37x processors, 5-5, 5-21, 5-29
- PROM boot mode, TigerSHARC processors, 6-4, 6-9
- PROM/flash boot mode (Blackfin processors)
 - ADSP-535 processors, 2-66
 - ADSP-BF531/2/3/4/6/7/8/9 processors, 2-17, 2-53
 - ADSP-BF535 processors, 2-2, 2-9, 2-10, 2-15
 - ADSP-BF561/6 processors, 2-49, 2-53
 - ADSP-BF561/BF566 processors, 2-42
- PROM (image) files
 - creating from command line, 7-2
 - creating from GUI, 7-9
 - ignoring ROM sections, 7-5
 - specifying format, 7-6
 - specifying name, 7-5
 - specifying width, 7-6
- pull-up resistors, 4-7
- Px register, 3-18, 5-30

INDEX

R

- r #, splitter switch, 7-6
- ram, splitter switch, 7-5, 7-6
- RBAM bit, 4-7
- RBWS bit, 4-7
- RD pin, 3-10, 4-8
- references, file formats, A-17
- RESET
 - interrupt service routine, 2-4, 2-19, 2-43, 4-12
 - pin, 3-9, 4-8, 4-11, 6-3
- reset
 - processor, introduction to, 1-13, 1-14
 - ADSP-2106x/160 processors, 3-3, 3-8, 3-11, 3-12, 3-16
 - ADSP-21161 processors, 4-3, 4-6, 4-7, 4-9, 4-10, 4-13, 4-15
 - ADSP-2126x/36x/37x processors, 5-3, 5-10, 5-11, 5-17, 5-19
 - ADSP-BF561/6 processors, 2-42, 2-43, 2-79
 - Blackfin processors, 2-2, 2-6, 2-16
 - dual-core Blackfin processors, 2-42
 - SHARC processors, 5-6
 - TigerSHARC processors, 6-2, 6-3, 6-4
 - vector addresses, 3-4, 3-9, 3-14, 4-20, 5-21
 - vector routine, 2-82, 4-9
- reset vector addresses, 3-9
- resistors (pull-up), 2-21, 2-24, 2-25, 6-3
- restrictions, second-stage loader, 2-15
- retainSecondStageKernel, loader switch for SHARC, 5-47
- ROM
 - memory images as ASCII text files, A-15
 - memory sections, 7-5
 - setting splitter options (Blackfin processors), 2-79
 - splitter, *See* splitter

- romsplitter, loader switch for Blackfin, 2-69, 2-71
- Rx registers, 2-49, 2-52, 3-13
- RXSPI register, 5-8
- RXSR register, 5-8
- RXx registers, 5-10

S

- s1 (Motorola EXORciser) file format, 6-9, 7-6, A-11
- s2 (Motorola EXORMAX) file format, 6-9, 7-6, A-11
- s3 (Motorola 32-bit) file format, 6-9, 7-6, A-11
- scratchpad memory (Blackfin processors)
 - ADSP-BF535 processors, 2-14
 - ADSP-BF561/6 processors, 2-55
- SDCTL register, 4-18, 5-20
- SDRAM memory (ADSP-2106x/160 processors), 3-17
- SDRAM memory (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, 2-35, 2-38, 2-41
 - ADSP-BF535 processors, 2-6, 2-14, 2-15
 - ADSP-BF561/6 processors, 2-49, 2-55
- SDRDIV register, 4-18, 5-20
- second-stage loader
 - ADSP-BF535 processors, 1-14, 2-6, 2-8, 2-13, 2-14, 2-15
 - ADSP-BF561/6 processors, 2-49, 2-50
 - creating from VisualDSP++, 2-78
 - setting options, 2-74, 2-76
 - source files (ADSP-BF535 processors), 2-78
- SENDZ bit, 5-9, 5-11
- sequential EPROM boot, 4-22
- serial peripheral interface, *See* SPI

- shared memory
 - Blackfin processors, [2-50](#), [2-55](#)
 - file format (.sm), [2-50](#), [2-64](#), [6-8](#), [A-6](#), [A-16](#)
 - in compressed .ldr files, [5-36](#), [5-39](#)
 - omitting from loader file, [3-28](#), [4-28](#)
- shift register, *See* RX registers
- ShowEncryptionMessage, loader switch for Blackfin, [2-71](#)
- silicon revision, setting, [2-71](#), [3-31](#), [4-31](#), [5-48](#), [6-11](#), [7-8](#)
- simulators, for boot simulation, [1-9](#)
- single-processor systems, [3-24](#), [4-23](#), [6-6](#), [6-9](#), [7-2](#)
- si-revision #|none|any
 - loader switch for Blackfin, [2-71](#)
 - loader switch for SHARC, [3-31](#), [4-31](#), [5-48](#)
 - loader switch for TigerSHARC, [6-11](#)
 - splitter switch, [7-8](#)
- slave processors, [1-9](#), [1-13](#), [5-10](#)
- .s_# (Motorola S-record) files, [7-4](#), [A-11](#)
- .sm (shared memory) files, [2-64](#), [3-28](#), [4-28](#), [6-8](#), [A-6](#), [A-16](#)
- software reset, [1-12](#), [2-4](#), [2-5](#), [2-19](#), [2-43](#)
- source file formats
 - assembly text (.asm), [A-3](#)
 - C/C++ text (.c, .cpp, .cxx), [A-2](#)
- SPIBAUD register, [5-11](#)
- SPI boot modes (SHARC processors)
 - ADSP-21161 processors, [4-2](#), [4-4](#), [4-14](#)
 - ADSP-2126x/36x/37x processors, [5-8](#), [5-13](#), [5-21](#), [5-29](#)
- SPICLK register, [2-24](#), [5-9](#), [5-10](#), [5-13](#), [5-17](#)
- SPICTL register, [2-24](#), [4-15](#), [5-10](#), [5-11](#)
- SPIDMAC register, [5-10](#), [5-11](#)
- SPIDS signal, [5-9](#)
- SPI EEPROM boot mode (Blackfin processors)
 - ADSP-BF535 processors, [2-2](#), [2-3](#), [2-6](#), [2-9](#), [2-10](#)
 - ADSP-BF561/6 processors, [2-42](#), [2-49](#)
- SPIEN bit, [5-9](#), [5-11](#)
- SPI flash boot mode (ADSP-2126x/36x/37x processors), [5-16](#)
- SPIFLG register, [5-11](#)
- SPI host boot mode (ADSP-2126x/36x/37x processors), [5-17](#)
- SPI master boot modes
 - ADSP-2126x/36x/37x processors, [5-8](#), [5-10](#), [5-14](#), [5-18](#)
 - ADSP-BF531/2/3/8/9 processors, [2-17](#), [2-23](#)
 - ADSP-BF534/6/7 processors, [2-17](#), [2-23](#)
 - See also* SPI flash, SPI ROM, host processor master boot modes
- SPI memory
 - baud rate, *See* baud rate control registers, [2-24](#)
 - detection routine, [2-25](#)
 - host devices, [2-21](#), [2-23](#)
 - slave devices, [5-12](#)
 - supported devices, [2-24](#)
- SPI PROM boot mode (ADSP-2126x/36x/37x processors), [5-13](#), [5-14](#), [5-16](#)
- SPIRCV bit, [5-9](#), [5-11](#)
- SPIRx register, [4-2](#), [4-14](#), [4-15](#)
- SPI slave boot mode (ADSP-2126x/36x/37x processors), [5-8](#), [5-9](#), [5-14](#)
- SPI slave boot mode (Blackfin processors)
 - ADSP-BF531/2/3/8/9 processors, [2-17](#), [2-21](#)
 - ADSP-BF534/6/7 processors, [2-17](#), [2-21](#)

INDEX

- SPISS pin, [2-22](#)
 - Split page, [7-9](#)
 - splitter
 - introduction to, [1-8](#), [1-9](#), [1-11](#), [1-12](#)
 - as ROM splitter on Blackfin processors, [2-74](#)
 - command-line syntax, [7-2](#)
 - file extensions, [7-4](#)
 - graphical user interface, [7-9](#)
 - list of switches, [7-5](#)
 - output file formats, [A-11](#), [A-13](#), [A-14](#), [A-15](#)
 - SPORT hex data files, [A-16](#)
 - SRAM memory (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-40](#)
 - ADSP-BF535 processors, [2-14](#)
 - ADSP-BF561/6 processors, [2-42](#), [2-54](#)
 - s section_name, splitter switch, [7-6](#)
 - start addresses
 - ADSP-2106x/160 application code, [3-4](#)
 - Blackfin application code, [2-70](#), [2-74](#)
 - status information, [2-72](#), [2-74](#)
 - .stk (byte-stacked) files, [7-4](#), [7-6](#), [7-7](#), [A-14](#)
 - streams, *See* boot streams
 - supervisor mode (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-19](#)
 - ADSP-BF535 processors, [2-4](#)
 - ADSP-BF561/6 processors, [2-43](#)
 - synchronous boot operations, [3-13](#)
 - SYSCON register (SHARC processors)
 - ADSP-2106x/160 processors, [3-10](#), [3-12](#), [3-13](#), [3-19](#), [3-22](#)
 - ADSP-21161 processors, [4-18](#), [4-21](#)
 - ADSP-2126x/36x/37x processors, [5-20](#), [5-22](#)
 - SYSCTRL register, [5-31](#)
 - SYSTAT register, [3-23](#)
 - system clock frequency (ADSP-BF533 EZ-KIT Lite), [2-26](#)
 - system reset configuration register, *See* SYSCR register, [2-4](#)
- ## T
- t#
 - loader switch for SHARC, [3-31](#), [4-31](#)
 - loader switch for TigerSHARC, [6-10](#)
 - termination records, [A-12](#), [A-13](#)
 - text files, [2-21](#), [A-4](#), [A-15](#)
 - TigerSHARC processors, boot modes, [6-2](#), [6-3](#), [6-9](#)
 - timeout cycles (TigerSHARC processors), [6-10](#)
 - two-wire interface (TWI) boot mode
 - ADSP-BF534/6/7 processors, [2-17](#), [2-27](#), [2-29](#), [2-35](#)
 - .txt (ASCII text) files, [A-4](#)
- ## U
- u, splitter switch, [7-7](#)
 - UART slave boot mode (Blackfin processors), [2-17](#), [2-30](#)
 - UBWM register, [3-11](#)
 - uncompressed streams, [2-59](#), [5-39](#)
 - use32bit Tags for External Memory
 - Blocks, loader switch for SHARC, [3-31](#)
 - utility programs, [B-2](#)

V

- .VAR directive, [A-3](#)
- vector addresses, [3-20](#), [4-20](#)
- version
 - loader switch for SHARC, [3-32](#), [4-32](#), [5-48](#)
 - loader switch for TigerSHARC, [6-11](#)
 - splitter switch, [7-8](#)
- VisualDSP++
 - splitter, [7-9](#)
- v (verbose)
 - loader switch for Blackfin, [2-72](#)
 - loader switch for SHARC, [3-32](#), [4-32](#), [5-48](#)
 - loader switch for TigerSHARC, [6-10](#)

W

- WAIT register, [3-9](#), [3-11](#), [3-17](#), [3-19](#), [4-7](#), [4-18](#), [5-20](#)
- waits #, loader switch for Blackfin, [2-72](#)

- wait states, [2-6](#), [2-72](#), [2-75](#), [3-10](#), [3-15](#), [4-7](#), [4-8](#)
- width #, loader switch for Blackfin, [2-68](#), [2-72](#)
- WIDTH() command, [5-6](#)
- WL bit, [5-9](#), [5-11](#)
- word width
 - setting for loader output file, [4-29](#)
- word width, setting for loader output file, [4-29](#), [5-45](#)

Z

- zero-fill blocks (Blackfin processors)
 - ADSP-BF531/2/3/4/6/7/8/9 processors, [2-21](#), [2-35](#), [2-69](#)
 - ADSP-BF561/6 processors, [2-45](#)
- zero-fill blocks (SHARC processors)
 - ADSP-2106x/160 processors, [3-18](#)
 - ADSP-2126x/36x/37x processors, [5-7](#), [5-25](#)
- zero-padding (ADSP-2126x/36x/37x processors), [5-26](#), [5-27](#)

INDEX